欢迎访问ic37.com |
会员登录 免费注册
发布采购

100355QC 参数 Datasheet PDF下载

100355QC图片预览
型号: 100355QC
PDF下载: 下载PDF文件 查看货源
内容描述: 低功耗四通道多路复用器/锁存器 [Low Power Quad Multiplexer/Latch]
分类和应用: 复用器触发器锁存器逻辑集成电路
文件页数/大小: 10 页 / 90 K
品牌: FAIRCHILD [ FAIRCHILD SEMICONDUCTOR ]
 浏览型号100355QC的Datasheet PDF文件第1页浏览型号100355QC的Datasheet PDF文件第2页浏览型号100355QC的Datasheet PDF文件第3页浏览型号100355QC的Datasheet PDF文件第4页浏览型号100355QC的Datasheet PDF文件第6页浏览型号100355QC的Datasheet PDF文件第7页浏览型号100355QC的Datasheet PDF文件第8页浏览型号100355QC的Datasheet PDF文件第9页  
Commercial Version (Continued)  
PLCC AC Electrical Characteristics  
V
EE = −4.2V to 5.7V, VCC = VCCA = GND  
Symbol Parameter  
Propagation Delay  
T
C = 0°C  
T
C = +25°C  
TC = +85°C  
Units  
Conditions  
Min  
Max  
Min  
Max  
Min  
Max  
tPLH  
tPHL  
DnaDnd to Output  
(Transparent Mode)  
Propagation Delay  
S0, S1 to Output  
(Transparent Mode)  
Propagation Delay  
E1, E2 to Output  
Propagation Delay  
MR to Output  
0.60  
1.00  
1.70  
2.40  
0.60  
1.70  
0.70  
1.80  
ns  
tPLH  
tPHL  
Figures 1, 2  
1.00  
2.40  
1.20  
2.50  
ns  
tPLH  
tPHL  
tPLH  
tPHL  
tTLH  
tTHL  
tS  
0.80  
0.80  
0.60  
1.80  
2.10  
1.30  
0.80  
0.80  
0.60  
1.80  
2.10  
1.30  
0.80  
0.80  
0.60  
1.90  
2.10  
1.30  
ns  
ns  
ns  
Figures 1, 3  
Figures 1, 2  
Transition Time  
20% to 80%, 80% to 20%  
Setup Time  
DnaDnd  
0.80  
1.60  
1.40  
0.80  
1.60  
1.40  
0.80  
1.60  
1.40  
ns  
Figure 4  
Figure 3  
Figure 4  
S0, S1  
MR (Release Time)  
Hold Time  
tH  
DnaDnd  
0.30  
0.30  
0.30  
ns  
S0, S1  
0.10  
0.10  
0.10  
tPW (L)  
tPW (H)  
tOSHL  
Pulse Width LOW E1, E2  
Pulse Width HIGH MR  
2.00  
2.00  
2.00  
2.00  
2.00  
2.00  
ns  
ns  
Figure 2  
Figure 3  
PLCC only  
(Note 5)  
Maximum Skew Common Edge  
Output-to-Output Variation  
Data to Output Path  
330  
370  
370  
270  
330  
370  
370  
270  
330  
370  
370  
270  
ps  
ps  
ps  
ps  
tOSLH  
tOST  
tPS  
Maximum Skew Common Edge  
Output-to-Output Variation  
Data to Output Path  
PLCC only  
(Note 5)  
Maximum Skew Opposite Edge  
Output-to-Output Variation  
Data to Output Path  
PLCC only  
(Note 5)  
Maximum Skew  
PLCC only  
(Note 5)  
Pin (Signal) Transition Variation  
Data to Output Path  
Note 5: Output-to-Output Skew is defined as the absolute value of the difference between the actual propagation delay for any outputs within the same pack-  
aged device. The specifications apply to any outputs switching in the same direction either HIGH-to-LOW (tOSHL), or LOW-to-HIGH (tOSLH), or in opposite  
directions both HL and LH (tOST). Parameters tOST and tPS guaranteed by design.  
5
www.fairchildsemi.com