欢迎访问ic37.com |
会员登录 免费注册
发布采购

XRT86L30IV 参数 Datasheet PDF下载

XRT86L30IV图片预览
型号: XRT86L30IV
PDF下载: 下载PDF文件 查看货源
内容描述: 单一T1 / E1 / J1成帧器/ LIU COMBO [SINGLE T1/E1/J1 FRAMER/LIU COMBO]
分类和应用:
文件页数/大小: 284 页 / 1793 K
品牌: EXAR [ EXAR CORPORATION ]
 浏览型号XRT86L30IV的Datasheet PDF文件第199页浏览型号XRT86L30IV的Datasheet PDF文件第200页浏览型号XRT86L30IV的Datasheet PDF文件第201页浏览型号XRT86L30IV的Datasheet PDF文件第202页浏览型号XRT86L30IV的Datasheet PDF文件第204页浏览型号XRT86L30IV的Datasheet PDF文件第205页浏览型号XRT86L30IV的Datasheet PDF文件第206页浏览型号XRT86L30IV的Datasheet PDF文件第207页  
XRT86L30  
REV. 1.0.1  
IGURE 62. PROCESS  
SINGLE T1/E1/J1 FRAMER/LIU COMBO  
F
BLOCK FOR AUTOMATIC LOOP CODE DETECTION  
Loop-Up  
Code for  
5 sec?  
No  
Yes  
Automatic Remote  
Loopback  
No  
Yes  
Loop-Down  
Code for  
5 sec?  
Disable Remote  
Loopback  
9.2.3  
FLSD (FIFO Limit Status Detection)  
The purpose of the FIFO limit status is to indicate when the Read and Write FIFO pointers are within a pre-  
determined range (over-flow or under-flow indication). The FLSD is set to "1" if the FIFO Read and Write  
Pointers are within ±3-Bits.  
9.2.4  
Receive Jitter Attenuator  
The receive path has a dedicated jitter attenuator to reduce phase and frequency jitter in the recovered clock.  
The jitter attenuator uses a data FIFO (First In First Out) with a programmable depth of 32-bit or 64-bit. If the  
LIU is used for line synchronization (loop timing systems), the JA should be enabled in the receive path. When  
the Read and Write pointers of the FIFO are within 2-Bits of over-flowing or under-flowing, the bandwidth of the  
jitter attenuator is widened to track the short term input jitter, thereby avoiding data corruption. When this  
condition occurs, the jitter attenuator will not attenuate input jitter until the Read/Write pointer’s position is  
outside the 2-Bit window. In T1 mode, the bandwidth of the JA is always set to 3Hz. In E1 mode, the  
bandwidth is programmable to either 10Hz or 1.5Hz (1.5Hz automatically selects the 64-Bit FIFO depth). The  
JA has a clock delay equal to ½ of the FIFO bit depth.  
NOTE: The Transmit Path has a dedicated jitter attenuator. See the Transmit Path Line Interface Section.  
9.2.5  
RxMUTE (Receiver LOS with Data Muting)  
The receive muting function can be selected by setting RxMUTE to "1" in the appropriate global register. If  
selected, any channel that experiences an RLOS condition will automatically pull the output of the LIU section  
"Low" to prevent data chattering. If RLOS does not occur, the RxMUTE will remain inactive until an RLOS on a  
given channel occurs. The default setting for RxMUTE is "0" which is disabled. A simplified block diagram of  
the RxMUTE function is shown in Figure 63.  
192  
 复制成功!