欢迎访问ic37.com |
会员登录 免费注册
发布采购

MP7613BP 参数 Datasheet PDF下载

MP7613BP图片预览
型号: MP7613BP
PDF下载: 下载PDF文件 查看货源
内容描述: [D/A Converter, 8 Func, Parallel, Word Input Loading, PQCC44, PLASTIC, LCC-44]
分类和应用: 信息通信管理转换器
文件页数/大小: 16 页 / 218 K
品牌: EXAR [ EXAR CORPORATION ]
 浏览型号MP7613BP的Datasheet PDF文件第2页浏览型号MP7613BP的Datasheet PDF文件第3页浏览型号MP7613BP的Datasheet PDF文件第4页浏览型号MP7613BP的Datasheet PDF文件第5页浏览型号MP7613BP的Datasheet PDF文件第6页浏览型号MP7613BP的Datasheet PDF文件第7页浏览型号MP7613BP的Datasheet PDF文件第8页浏览型号MP7613BP的Datasheet PDF文件第9页  
MP7613
Octal 12-Bit DAC Array
TM
D/A Converter with Output Amplifier
and Parallel Data/Address
µP
Control Logic
FEATURES
Eight Independent Channel 12-Bit DACs with
Output Amplifiers
Low Power 320 mW (typ.)
Parallel Digital Data and Address Port
Double Buffered Data Interface
Readback of DAC Latches
Zero Volt Output Preset (Data = 10 .. 00)
12-Bit Resolution, 11-Bit Accuracy
Extremely Well Matched DACs
Extremely Low Analog Ground Current (<60µA/Channel)
+10 V Output Swing with +11.4 V Supplies
Rugged Construction – Latch-Up Proof
Serial Version: MP7612
APPLICATIONS
Data Acquisition Systems
ATE
Process Control
Self-Diagnostic Systems
Logic Analyzers
Digital Storage Scopes
PC Based Controller/DAS
GENERAL DESCRIPTION
The MP7613 provides eight independent 12-bit resolution
Digital-to-Analog Converters with voltage output amplifiers and
a parallel digital address and data port.
Built on using an advanced linear BiCMOS, these devices of-
fer rugged solutions that are latch-up free, and take advantage
of EXAR’s patented thin-film resistor process which exhibits ex-
cellent long term stability and reliability.
A standard
µ
-processor and TTL/CMOS compatible 12-bit in-
put data port loads the data into the pre-selected DACS.
This device can easily be interfaced to a data bus, and digital
readback of each channel is available.
Typical DAC matching is 0.7 LSB across all codes. Accuracy
of +0.75 LSB for DNL and +1 LSB for INL is achieved for B grade
versions. The output amplifier is capable of sinking and sourc-
ing 5mA, and the output voltage settles to 12-bits in less than
30
µ
s (typ.).
SIMPLIFIED BLOCK DIAGRAM
RB0
12
V
RP
D
Q
LAT0B
XR XE
DAC0
DB0 - DB11
12
Bus
I/O
12
D
Q
LAT0A
XR XE
XE0
+
VO0
V
RN
A0 - A2
LD1
RD
CS
R1
R2
LD2
3
8
RB7
XE0 - XE7
RB0 - RB7
D
Q
LAT7A
XR XE
XE7
D
Q
LAT7B
XR XE
12
Control
Logic
8
V
RP
DAC7
V
RN
+
VO7
V
RP
V
RP
V
EE
V
EE
V
CC
V
CC
AGND
AGND V
REF
DGND DV
DD
+
V
RN
V
REFN
Rev. 2.00
1