欢迎访问ic37.com |
会员登录 免费注册
发布采购

MP7612AP 参数 Datasheet PDF下载

MP7612AP图片预览
型号: MP7612AP
PDF下载: 下载PDF文件 查看货源
内容描述: 八通道12位DAC阵列D / A转换器,输出放大器和串行数据/地址多达控制逻辑 [Octal 12-Bit DAC Array D/A Converter with Output Amplifier and Serial Data/Address uP Control Logic]
分类和应用: 转换器放大器
文件页数/大小: 20 页 / 233 K
品牌: EXAR [ EXAR CORPORATION ]
 浏览型号MP7612AP的Datasheet PDF文件第1页浏览型号MP7612AP的Datasheet PDF文件第2页浏览型号MP7612AP的Datasheet PDF文件第3页浏览型号MP7612AP的Datasheet PDF文件第4页浏览型号MP7612AP的Datasheet PDF文件第6页浏览型号MP7612AP的Datasheet PDF文件第7页浏览型号MP7612AP的Datasheet PDF文件第8页浏览型号MP7612AP的Datasheet PDF文件第9页  
MP7612
ELECTRICAL CHARACTERISTICS (CONT’D)
25
°
C
Typ
Tmin to Tmax
Min
Max
Parameter
DIGITAL INPUTS
3
Logic High
Logic Low
Input Current
Input Capacitance
1
ANALOG OUTPUTS
Output Swing
Output Drive Current
Output Impedance
Output Short Circuit Current
–V
EE
+1.4
–5
R
O
I
SC
V
CC
–1.4
5
1
25
30
40
55
V
mA
mA
mA
mA
mA
V
IH
V
IL
I
L
C
L
2.4
0.8
+10
8
V
V
µA
pF
Symbol
Min
Max
Units
Test Conditions/Comments
+FS to AGND
+FS to V
EE
–FS to AGND
–FS to V
CC
DIGITAL OUTPUTS
Output High Voltage
Output Low Voltage
POWER SUPPLIES
V
CC
Voltage
5
V
EE
Voltage
5
DV
DD
Voltage
Positive Supply Current
Negative Supply Current
Digital Supply Current
Power Dissipation
ANALOG GROUND CURRENT
Per Channel
1
DIGITAL TIMING
SPECIFICATIONS
1,4
Input Clock Pulse Width
Data Setup Time
Data Hold Time
CLK to SDO Propagation Delay
DAC Register Load Pulse Width
Preset Pulse Width
Clock Edge to Load Time
LD Falling Edge to SDO
Tri-state Enable
LD Rising Edge to SDO
Tri-state Disable
LD Rising Edge to CLK Enable
LD Set-up Time with Respect
to CLK
t
CH
, t
CL
t
DS
t
DH
t
PD
t
LD
t
PR
t
CKLD1
t
CKLD2
t
HZ1
t
HZ2
t
LDCK
t
LDSU
35
15
15
40
35
50
140
0
50
50
50
30
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
I
AGND
±60
µA
See Application Notes
V
CC
V
EE
DV
DD
I
CC
I
EE
I
DD
PD
ISS
V
REF
+1.5 12
–12.75
–12
4.5
5
8
15
320
12.75
–5
5.5
10
20
2
420
V
REF
+1.5 12.75
–12.75
–5
4.5
5.5
10
20
2
450
V
V
V
mA
mA
mA
mW
V
OH
V
OL
4.5
0.5
V
V
Bipolar zero
Bipolar zero
Bipolar zero
Bipolar zero
V
IL
= 0, V
IH
= 5.0, C
L
= 20 pF
Note: t
LD
and t
CKLD2
cannot both
be min. since t
CKLD1
=t
CKLD2
+t
LD
Rev. 3.00
5