欢迎访问ic37.com |
会员登录 免费注册
发布采购

CLC1010ISO8X 参数 Datasheet PDF下载

CLC1010ISO8X图片预览
型号: CLC1010ISO8X
PDF下载: 下载PDF文件 查看货源
内容描述: [Operational Amplifier,]
分类和应用: 放大器
文件页数/大小: 15 页 / 1685 K
品牌: EXAR [ EXAR CORPORATION ]
 浏览型号CLC1010ISO8X的Datasheet PDF文件第7页浏览型号CLC1010ISO8X的Datasheet PDF文件第8页浏览型号CLC1010ISO8X的Datasheet PDF文件第9页浏览型号CLC1010ISO8X的Datasheet PDF文件第10页浏览型号CLC1010ISO8X的Datasheet PDF文件第12页浏览型号CLC1010ISO8X的Datasheet PDF文件第13页浏览型号CLC1010ISO8X的Datasheet PDF文件第14页浏览型号CLC1010ISO8X的Datasheet PDF文件第15页  
Data Sheet  
Overdrive Recovery  
1. Short -Vs to ground.  
An overdrive condition is defined as the point when either 2. Use C3 and C4, if the -V pin of the amplifier is not  
S
one of the inputs or the output exceed their specified  
voltage range. Overdrive recovery is the time needed for  
the amplifier to return to its normal or linear operating  
point. The recovery time varies, based on whether the  
input or output is overdriven and by how much the range is  
exceeded. The CLC1010 and CLC2010 will typically recover  
in less than 60ns from an overdrive condition.  
directly connected to the ground plane.  
Layout Considerations  
General layout and supply bypassing play major roles in  
high frequency performance. CADEKA has evaluation  
boards to use as a guide for high frequency layout and as  
an aid in device testing and characterization. Follow the  
steps below as a basis for high frequency layout:  
Include 6.8µF and 0.1µF ceramic capacitors for power  
supply decoupling  
Place the 6.8µF capacitor within 0.75 inches of the power pin  
Place the 0.1µF capacitor within 0.1 inches of the power pin  
Remove the ground plane under and around the part,  
especially near the input and output pins to reduce  
parasitic capacitance  
Figure 8. CEB002 & CEB003 Schematic  
Minimize all trace lengths to reduce series inductances  
Refer to the evaluation board layouts below for more  
information.  
Evaluation Board Information  
The following evaluation boards are available to aid in the  
testing and layout of these devices:  
Evaluation Board #  
CEB002  
Products  
CLC1010 in SOT23  
CEB003  
CEB006  
CLC1010 in SOIC  
CLC2010 in SOIC  
Figure 9. CEB002 Top View  
Evaluation Board Schematics  
Evaluation board schematics and layouts are shown in  
Figures 8-14. These evaluation boards are built for dual-  
supply operation. Follow these steps to use the board in a  
single-supply application:  
©2009-2013 Exar Corporation  
11/15  
Rev 1D