欢迎访问ic37.com |
会员登录 免费注册
发布采购

5NP4GS3-G 参数 Datasheet PDF下载

5NP4GS3-G图片预览
型号: 5NP4GS3-G
PDF下载: 下载PDF文件 查看货源
内容描述: [Micro Peripheral IC,]
分类和应用:
文件页数/大小: 621 页 / 7665 K
品牌: EXAR [ EXAR CORPORATION ]
 浏览型号5NP4GS3-G的Datasheet PDF文件第385页浏览型号5NP4GS3-G的Datasheet PDF文件第386页浏览型号5NP4GS3-G的Datasheet PDF文件第387页浏览型号5NP4GS3-G的Datasheet PDF文件第388页浏览型号5NP4GS3-G的Datasheet PDF文件第390页浏览型号5NP4GS3-G的Datasheet PDF文件第391页浏览型号5NP4GS3-G的Datasheet PDF文件第392页浏览型号5NP4GS3-G的Datasheet PDF文件第393页  
5NP4G  
Serial / Parallel Manager Interface  
9. Serial / Parallel Manager Interface  
Located within the Embedded Processor Complex (EPC), the Serial / Parallel Manager (SPM) Interface is a  
serial interface for communication with external devices. The SPM Interface consists of a clock signal output,  
a bi-directional data signal, and an interrupt input. On this interface, the 5NP4G is the master and the external  
SPM module is the only slave1. The SPM Interface loads picocode, allowing management of physical layer  
devices (PHYs) and access to card-based functions such as light-emitting diodes (LEDs).  
The SPM Interface supports:  
• An external SPM module  
• Boot code load via external SPM and EEPROM  
• Boot override via CABWatch interface or Boot_Picocode configuration device I/O  
• Access to external PHYs, LEDs, management, and card-based functions  
9.1 SPM Interface Components  
Figure 9-1 shows the functional blocks of the SPM Interface. The list following the figure describes them.  
Figure 9-1. SPM Interface Block Diagram  
Instruction  
Boot State  
Memory  
Machine  
Parallel to  
Serial  
Control  
External SPM Module  
CAB  
Interface  
CAB  
Boot State Machine  
Starts up after reset if configured to do so by an external I/O pin (Boot_Picocode  
set to 0). It selects one of two boot images (picocode loads) based on a configura-  
tion flag found in the EEPROM and places the code into the instruction memory in  
the EPC. Once the code is loaded, the Boot State Machine causes an interrupt that  
starts up the Guided Frame Handler (GFH) thread, which executes the loaded  
code.  
CAB Interface  
A memory mapped interface to the 5NP4G that allows the protocol processors to  
access any external device, including an SPM module, external PHYs, or card  
LEDs.  
Parallel to Serial  
Control  
Converts between the internal 32-bit read/write parallel interface and the 3-bit  
external bi-directional serial interface.  
1.Hifn does not supply the external SPM module.  
5NP4G Network Processor, Data Sheet, DS-0125-02  
January 2006  
Serial / Parallel Manager Interface  
Page 389 of 607