欢迎访问ic37.com |
会员登录 免费注册
发布采购

6N137 参数 Datasheet PDF下载

6N137图片预览
型号: 6N137
PDF下载: 下载PDF文件 查看货源
内容描述: 8引脚DIP HIGH SPEED的10Mbit / s的逻辑门 [8 PIN DIP HIGH SPEED 10MBit/s LOGIC GATE]
分类和应用:
文件页数/大小: 15 页 / 1052 K
品牌: EVERLIGHT [ EVERLIGHT ELECTRONICS CO., LTD ]
 浏览型号6N137的Datasheet PDF文件第5页浏览型号6N137的Datasheet PDF文件第6页浏览型号6N137的Datasheet PDF文件第7页浏览型号6N137的Datasheet PDF文件第8页浏览型号6N137的Datasheet PDF文件第10页浏览型号6N137的Datasheet PDF文件第11页浏览型号6N137的Datasheet PDF文件第12页浏览型号6N137的Datasheet PDF文件第13页  
6N137  
EL26XX series  
8 PIN DIP HIGH SPEED 10MBit/s LOGIC GATE  
PHOTOCOUPLER  
Notes:  
*3 The VCC supply must be bypassed by a 0.1µF capacitor or larger. This can be either a ceramic or solid  
tantalum capacitor with good high frequency characteristic and should be connected as close as possible to  
the package VCC and GND pins  
*4. Enable Input – No pull up resistor required as the device has an internal pull up resistor.  
Propagation delay is measured from the 3.75mA level on the HIGH to LOW transition of the input  
*5. tPLH  
current pulse to the 1.5 V level on the LOW to HIGH transition of the output voltage pulse.  
Propagation delay is measured from the 3.75mA level on the LOW to HIGH transition of the input  
*6. tPHL  
current pulse to the 1.5 V level on the HIGH to LOW transition of the output voltage pulse.  
*7. tr  
pulse.  
*8. tf  
pulse.  
*9. tELH  
Rise time is measured from the 90% to the 10% levels on the LOW to HIGH transition of the output  
Fall time is measured from the 10% to the 90% levels on the HIGH to LOW transition of the output  
Enable input propagation delay is measured from the 1.5V level on the HIGH to LOW transition of  
the input voltage pulse to the 1.5V level on the LOW to HIGH transition of the output voltage pulse.  
*10. tEHL  
Enable input propagation delay is measured from the 1.5V level on the LOW to HIGH transition of  
the input voltage pulse to the 1.5V level on the HIGH to LOW transition of the output voltage pulse.  
*11 CMH– The maximum tolerable rate of rise of the common mode voltage to ensure the output will remain in  
the HIGH state (i.e., VOUT > 2.0V).  
*12 CML– The maximum tolerable rate of rise of the common mode voltage to ensure the output will remain in  
the LOW output state (i.e., VOUT < 0.8V).  
Order Information  
Part Number  
6N137Y(Z)-V  
Or  
EL26XXY(Z)-V  
Note  
X
Y
Z
V
= (01 or 11) for EL26 part no.  
= Lead form option (S, S1, M or none)  
= Tape and reel option (TA, TB or none).  
= VDE (optional)  
Option  
None  
Description  
Packing quantity  
45 units per tube  
45 units per tube  
1000 units per reel  
1000 units per reel  
1000 units per reel  
1000 units per reel  
Standard DIP-8  
M
Wide lead bend (0.4 inch spacing)  
S (TA)  
S (TB)  
S1 (TA)  
S1 (TB)  
Surface mount lead form + TA tape & reel option  
Surface mount lead form + TB tape & reel option  
Surface mount lead form (low profile) + TA tape & reel option  
Surface mount lead form (low profile) + TB tape & reel option  
Everlight Electronics Co., Ltd.  
Document No DPC-0000120 Rev. 2  
9
http://www.everlight.com  
November 2, 2011  
 复制成功!