欢迎访问ic37.com |
会员登录 免费注册
发布采购

EM68C16CWQG-18IH 参数 Datasheet PDF下载

EM68C16CWQG-18IH图片预览
型号: EM68C16CWQG-18IH
PDF下载: 下载PDF文件 查看货源
内容描述: [64M x 16 bit DDRII Synchronous DRAM (SDRAM)]
分类和应用: 动态存储器双倍数据速率
文件页数/大小: 60 页 / 1276 K
品牌: ETRON [ ETRON TECHNOLOGY, INC. ]
 浏览型号EM68C16CWQG-18IH的Datasheet PDF文件第52页浏览型号EM68C16CWQG-18IH的Datasheet PDF文件第53页浏览型号EM68C16CWQG-18IH的Datasheet PDF文件第54页浏览型号EM68C16CWQG-18IH的Datasheet PDF文件第55页浏览型号EM68C16CWQG-18IH的Datasheet PDF文件第56页浏览型号EM68C16CWQG-18IH的Datasheet PDF文件第57页浏览型号EM68C16CWQG-18IH的Datasheet PDF文件第58页浏览型号EM68C16CWQG-18IH的Datasheet PDF文件第60页  
EtronTech  
EM68C16CWQG  
Figure 57. Precharge/precharge-all command to power-down entry  
T0  
T1  
T2  
T3  
T4  
T5  
T6  
T7  
T8  
T9  
T10  
T11  
PR or PRA  
CMD  
CKE  
CKE can go to LOW one clock after a Precharge or Precharge all command  
tIS  
Figure 58. MRS/EMRS command to power-down entry  
T0  
T1  
T2  
T3  
T4  
T5  
T6  
T7  
T8  
T9  
T10  
T11  
MRS or  
EMRS  
CMD  
CKE  
tMRD  
tIS  
Figure 59. Asynchronous CKE LOW event  
Stable clocks  
tCK  
CK#  
CK  
CKE  
tDelay  
tIS  
CKE asynchronously drops LOW  
Clocks can be turned off after this point  
Figure 60. Clock frequency change in precharge power down mode  
T0  
T1  
T2  
T4  
Tx  
Tx+1  
Ty  
Ty+1  
Ty+2  
Ty+3  
Ty+4  
Tz  
CK#  
CK  
DLL  
RESET  
CMD  
CKE  
ODT  
NOP  
NOP  
NOP  
NOP  
NOP  
Valid  
Frequency Change Occurs here  
200 Clocks  
tIS  
tIS  
tXP  
tRP  
tAOFD  
tIH  
ODT is off during DLL RESET  
Minimum 2 clocks required before  
changing frequency  
Stable new clock before power  
down exit  
Rev. 1.2  
59  
Apr. /2016  
 复制成功!