EtronTech
EM636327
Figure 18.1. Full Page Read Cycle
(Burst Length=Full Page, CAS# Latency=1)
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22
CLK
tCK1
High
CKE
CS#
RAS#
CAS#
WE#
DSF
BS
RAx
RBx
RBx
RBy
RBy
A 9
CBx
RAx CAx
tRRD
A0~A8
DQM
tRP
Hi-Z
DQ
Bx+6 Bx+7
Bx+2 Bx+3 Bx+4 Bx+5
Bx+1
Ax-2 Ax-1 Ax
Ax+1 Bx
Read
Ax+1
Ax
Ax+2
Activate
Activate
Precharge
Command
Bank B
Command Command
Command
Bank B
The burst counter wraps
from the highest order
page address back to zero
during this timeinterval
Bank A
Bank B
Burst Stop
Command
Activate
Command
Bank B
Full Page burst operation does not
Read
Command
Bank A
terminate when the burst length is satisfied;
the burst counter increments and continues
bursting beginning with the starting address.
Preliminary
1998
December
63