欢迎访问ic37.com |
会员登录 免费注册
发布采购

EM636327JT-8 参数 Datasheet PDF下载

EM636327JT-8图片预览
型号: EM636327JT-8
PDF下载: 下载PDF文件 查看货源
内容描述: 512K ×32高速同步图形DRAM ( SGRAM ) [512K x 32 High Speed Synchronous Graphics DRAM(SGRAM)]
分类和应用: 动态存储器
文件页数/大小: 78 页 / 1387 K
品牌: ETRON [ ETRON TECHNOLOGY, INC. ]
 浏览型号EM636327JT-8的Datasheet PDF文件第17页浏览型号EM636327JT-8的Datasheet PDF文件第18页浏览型号EM636327JT-8的Datasheet PDF文件第19页浏览型号EM636327JT-8的Datasheet PDF文件第20页浏览型号EM636327JT-8的Datasheet PDF文件第22页浏览型号EM636327JT-8的Datasheet PDF文件第23页浏览型号EM636327JT-8的Datasheet PDF文件第24页浏览型号EM636327JT-8的Datasheet PDF文件第25页  
EtronTech  
EM636327  
Electrical Characteristics and Recommended A.C. Operating Conditions  
¡ Ó  
(VDD = 3.3V  
0.3V, Ta = 0~70 C) (Note: 5, 6, 7, 8)  
°
- 55/6/7/8/10  
Symbol  
A.C. Parameter  
Min.  
Max.  
Unit  
Note  
tRC  
Row cycle time  
(same bank)  
48/54/63/72/90  
9
tRCD  
RAS# to CAS# delay  
(same bank)  
16/16/16/16/30  
9
tRP  
Precharge to refresh/row activate command  
(same bank)  
16/16/16/16/30  
11/12/14/16/20  
9
9
tRRD  
Row activate to row activate delay  
(different banks)  
tRAS  
Row activate to precharge time  
(same bank)  
32/36/42/48/60  
100,000  
ns  
tWR  
tCK1  
tCK2  
tCK3  
tCH  
Write recovery time  
5.5/6/7/8/10  
19/20/20/20/30  
7/7.5/8/8/15  
5.5/6/7/8/10  
2/2/2.5/3/3.5  
2/2/2.5/3/3.5  
CL* = 1  
10  
Clock cycle time  
CL* = 2  
CL* = 3  
11  
11  
Clock high time  
Clock low time  
tCL  
tAC1  
tAC2  
tAC3  
tCCD  
tOH  
Access time from CLK  
(positive edge)  
CL* = 1  
CL* = 2  
CL* = 3  
7/8/13/18/27  
5.5/6/6.5/7/12  
5/5/5.5/6.5/7.5  
11  
10  
CAS# to CAS# Delay time  
Data output hold time  
1
Cycle  
2/2/2/2/3  
1/1/1/2/2  
tLZ  
Data output low impedance  
Data output high impedance  
tHZ  
3.5/4/5/6/8  
8
tIS  
Data/Address/Control Input set-up time  
Data/Address/Control Input hold time  
Minimum CKE "High" for SelfRefresh exit  
PowerDown Exit set-up time  
2/2/2/2.5/3  
1
11  
11  
tIH  
tSRX  
tPDE  
tRSC  
tBWC  
tBPL  
tREF  
ns  
5.5/6/7/8/10  
3.5/4/5/6/8  
5.5/6/7/8/10  
11/12/14/16/20  
11/12/14/16/20  
11  
9
(Special) Mode Register Set Cycle time  
Block Write Cycle time  
Block Write to Precharge command period  
Refresh time  
32  
ms  
* CL is CAS# Latency.  
Preliminary  
1998  
December  
21  
 复制成功!