欢迎访问ic37.com |
会员登录 免费注册
发布采购

EM636165TS/VE-6 参数 Datasheet PDF下载

EM636165TS/VE-6图片预览
型号: EM636165TS/VE-6
PDF下载: 下载PDF文件 查看货源
内容描述: 1Mega ×16同步DRAM (SDRAM)的 [1Mega x 16 Synchronous DRAM (SDRAM)]
分类和应用: 动态存储器
文件页数/大小: 75 页 / 789 K
品牌: ETRON [ ETRON TECHNOLOGY, INC. ]
 浏览型号EM636165TS/VE-6的Datasheet PDF文件第2页浏览型号EM636165TS/VE-6的Datasheet PDF文件第3页浏览型号EM636165TS/VE-6的Datasheet PDF文件第4页浏览型号EM636165TS/VE-6的Datasheet PDF文件第5页浏览型号EM636165TS/VE-6的Datasheet PDF文件第7页浏览型号EM636165TS/VE-6的Datasheet PDF文件第8页浏览型号EM636165TS/VE-6的Datasheet PDF文件第9页浏览型号EM636165TS/VE-6的Datasheet PDF文件第10页  
EtronTech  
EM636165  
1M x 16 SDRAM  
Operation Mode  
Fully synchronous operations are performed to latch the commands at the positive edges of CLK.  
Table 2 shows the truth table for the operation commands.  
Table 2. Truth Table (Note (1), (2) )  
Command  
State CKEn-1 CKEn DQM(6) A11 A  
CS# RAS# CAS# WE#  
10 0-9  
A
Idle(3)  
Any  
H
H
H
H
H
H
H
H
H
H
H
H
H
L
X
X
X
X
X
X
X
X
X
X
X
H
L
X
X
X
X
X
X
X
X
X
X
X
X
X
X
V
V
X
V
V
V
V
V
X
X
X
X
X
X
V
V
X
X
V
V
V
V
V
X
X
X
X
X
X
L
L
L
L
L
L
L
L
L
L
H
L
L
H
L
X
H
L
X
H
L
X
X
L
L
H
H
H
L
H
L
BankActivate  
BankPrecharge  
PrechargeAll  
L
H
L
Any  
L
L
Active(3)  
Active(3)  
Active(3)  
Active(3)  
Idle  
H
H
H
H
L
L
Write  
Write and AutoPrecharge  
Read  
H
L
L
L
L
H
H
L
Read and Autoprecharge  
Mode Register Set  
No-Operation  
H
V
X
X
X
X
X
X
L
L
Any  
Active(4)  
H
H
X
L
H
H
X
L
H
L
Burst Stop  
Device Deselect  
AutoRefresh  
Any  
X
H
H
X
H
X
X
H
X
X
H
X
X
Idle  
SelfRefresh Entry  
SelfRefresh Exit  
Idle  
L
L
Idle  
H
X
H
X
X
H
X
X
H
X
X
X
H
X
X
H
X
X
H
X
X
(SelfRefresh)  
Clock Suspend Mode Entry  
Power Down Mode Entry  
Active  
Any(5)  
H
H
L
L
X
X
X
X
X
X
X
X
Clock Suspend Mode Exit  
Power Down Mode Exit  
Active  
L
L
H
H
X
X
X
X
X
X
X
X
Any  
(PowerDown)  
Data Write/Output Enable  
Data Mask/Output Disable  
Active  
Active  
H
H
X
X
L
X
X
X
X
X
X
H
Note:  
1. V=Valid X=Don't Care L=Low level H=High level  
2. CKEn signal is input level when commands are provided.  
CKEn-1 signal is input level one clock cycle before the commands are provided.  
3. These are states of bank designated by BS signal.  
4. Device state is 1, 2, 4, 8, and full page burst operation.  
5. Power Down Mode can not enter in the burst operation.  
When this command is asserted in the burst cycle, device state is clock suspend mode.  
6. LDQM and UDQM  
Preliminary  
6
Rev. 2.7 Mar. 2006