欢迎访问ic37.com |
会员登录 免费注册
发布采购

EM636165-XXI 参数 Datasheet PDF下载

EM636165-XXI图片预览
型号: EM636165-XXI
PDF下载: 下载PDF文件 查看货源
内容描述: 1Mega ×16同步DRAM (SDRAM)的 [1Mega x 16 Synchronous DRAM (SDRAM)]
分类和应用: 动态存储器
文件页数/大小: 73 页 / 756 K
品牌: ETRON [ ETRON TECHNOLOGY, INC. ]
 浏览型号EM636165-XXI的Datasheet PDF文件第9页浏览型号EM636165-XXI的Datasheet PDF文件第10页浏览型号EM636165-XXI的Datasheet PDF文件第11页浏览型号EM636165-XXI的Datasheet PDF文件第12页浏览型号EM636165-XXI的Datasheet PDF文件第14页浏览型号EM636165-XXI的Datasheet PDF文件第15页浏览型号EM636165-XXI的Datasheet PDF文件第16页浏览型号EM636165-XXI的Datasheet PDF文件第17页  
EtronTech  
EM636165-XXI  
1M x 16 SDRAM  
Addressing Mode Select Field (A3)  
·
The Addressing Mode can be one of two modes, Interleave Mode or Sequential Mode.  
Sequential Mode supports burst length of 1, 2, 4, 8, or full page, but Interleave Mode only  
supports burst length of 4 and 8.  
A3  
0
Addressing Mode  
Sequential  
1
Interleave  
--- Addressing Sequence of Sequential Mode  
An internal column address is performed by increasing the address from the column  
address which is input to the device. The internal column address is varied by the Burst  
Length as shown in the following table. When the value of column address, (n + m), in  
the table is larger than 255, only the least significant 8 bits are effective.  
Data n  
0
n
1
2
3
4
5
6
7
-
-
255 256 257  
n+255 n+1  
-
-
n+1 n+2 n+3 n+4 n+5 n+6 n+7  
n
Column Address  
Burst Length  
2 words:  
4 words:  
8 words:  
Full Page: Column address is repeated until terminated.  
--- Addressing Sequence of Interleave Mode  
A column access is started in the input column address and is performed by inverting  
the address bits in the sequence shown in the following table.  
Data n  
Column Address  
Burst Length  
Data 0 A7 A6 A5 A4 A3 A2 A1 A0  
Data 1 A7 A6 A5 A4 A3 A2 A1 A0#  
Data 2 A7 A6 A5 A4 A3 A2 A1# A0  
Data 3 A7 A6 A5 A4 A3 A2 A1# A0#  
Data 4 A7 A6 A5 A4 A3 A2# A1 A0  
Data 5 A7 A6 A5 A4 A3 A2# A1 A0#  
Data 6 A7 A6 A5 A4 A3 A2# A1# A0  
Data 7 A7 A6 A5 A4 A3 A2# A1# A0#  
4 words  
8 words  
CAS# Latency Field (A6~A4)  
·
This field specifies the number of clock cycles from the assertion of the Read command to  
the first read data. The minimum whole value of CAS# Latency depends on the frequency  
of CLK. The minimum whole value satisfying the following formula must be programmed  
into this field.  
tCAC(min) £ CAS# Latency X tCK  
A6  
0
A5  
0
A4  
0
CAS# Latency  
Reserved  
1 clock  
0
0
1
0
1
0
2 clocks  
0
1
1
3 clocks  
1
X
X
Reserved  
Preliminary  
13  
Rev. 1.1 Apr. 2005  
 复制成功!