欢迎访问ic37.com |
会员登录 免费注册
发布采购

EM566169BC-65 参数 Datasheet PDF下载

EM566169BC-65图片预览
型号: EM566169BC-65
PDF下载: 下载PDF文件 查看货源
内容描述: 1M ×16的SRAM伪 [1M x 16 Pseudo SRAM]
分类和应用: 静态存储器
文件页数/大小: 15 页 / 130 K
品牌: ETRON [ ETRON TECHNOLOGY, INC. ]
 浏览型号EM566169BC-65的Datasheet PDF文件第2页浏览型号EM566169BC-65的Datasheet PDF文件第3页浏览型号EM566169BC-65的Datasheet PDF文件第4页浏览型号EM566169BC-65的Datasheet PDF文件第5页浏览型号EM566169BC-65的Datasheet PDF文件第7页浏览型号EM566169BC-65的Datasheet PDF文件第8页浏览型号EM566169BC-65的Datasheet PDF文件第9页浏览型号EM566169BC-65的Datasheet PDF文件第10页  
Et r on Tech  
EM566169BC  
AC Characteristics and Operating Conditions  
(Ta = -25 C to 85 C, V = 2.7V to 3.3V)  
°
°
CC  
-60  
-65  
-70  
-85  
Symbol  
Parameter  
Unit  
Min Max Min Max Min Max Min Max  
Read Cycle  
t
Read Cycle Time  
60 15000 65 15000 70 15000 85 15000 ns  
RC  
t
Address Access Time  
60  
60  
60  
45  
60  
65  
65  
65  
45  
65  
70  
70  
70  
45  
70  
85  
85  
85  
45  
85  
ns  
ns  
ns  
ns  
ns  
AA  
t
Chip Enable (CE1#) Access Time  
Chip Enable (CE2) Access Time  
Output Enable access time  
Data Byte Control Access Time  
CO1  
t
CO2  
t
OE  
t
BA  
t
Chip Enable Low to Output in Low-  
Z
LZ  
10  
5
10  
5
10  
5
10  
5
ns  
ns  
ns  
ns  
ns  
t
Output enable Low to Output in  
Low-Z  
OLZ  
t
Data Byte Control Low to Output in  
Low-Z  
BLZ  
10  
10  
10  
10  
t
Chip Enable High to Output in  
High-Z  
HZ  
20  
20  
20  
25  
25  
25  
25  
25  
35  
35  
t
Output Enable High to Output in  
High-Z  
OHZ  
t
Data Byte Control High to Output  
in High-Z  
BHZ  
25  
35  
ns  
ns  
t
Output Data Hold Time  
10  
10  
10  
10  
OH  
t
Normal to Page Read Cycle Time  
Page Cycle Time  
60 15000 65 15000 70 15000 85 15000 ns  
PM  
t
18  
20  
25  
30  
ns  
ns  
PC  
t
Page Mode Address Access Time  
18  
20  
25  
30  
PA  
Write Cycle  
t
Write Cycle Time  
60  
45  
50  
50  
50  
0
65  
50  
55  
55  
55  
0
70  
50  
60  
60  
60  
0
85  
60  
70  
70  
70  
0
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
WC  
t
Write Pulse Width  
WP  
t
Address Valid to End of Write  
Chip Enable to End of Write  
Data Byte Control to End of Write  
Address Setup Ttime  
AW  
t
CW  
t
BW  
t
AS  
t
Write Recovery Time  
WE# Low to Output in High-Z  
WE# High to Output in Low-Z  
Data to Write Overlap  
Data Hold Time  
0
0
0
0
WR  
t
20  
20  
20  
30  
WHZ  
t
5
30  
0
5
30  
0
5
5
OW  
t
30  
0
35  
0
DW  
t
DH  
6
Rev 0.6  
Apr. 2004  
 复制成功!