ESMT
AC OPERATING TEST CONDITIONS
(V
DD
= 3.3V
±
0.3V)
PARAMETER
Input levels (Vih/Vil)
Input timing measurement reference level
Input rise and fall-time
Output timing measurement reference level
Output load condition
3.3V
1200
Ω
Output
870
Ω
50pF
V
OH
(DC) =2.4V , I
OH
= -2 mA
V
OL
(DC) =0.4V , I
OL
= 2 mA
Output
Z0 =50
Ω
M12L64164A (2Y)
Operation Temperature Condition -40°C~85°C
VALUE
2.4/0.4
1.4
tr/tf = 1/1
1.4
See Fig. 2
UNIT
V
V
ns
V
Vtt = 1.4V
50
Ω
50pF
(Fig. 1) DC Output Load Circuit
(Fig. 2) AC Output Load Circuit
OPERATING AC PARAMETER
(AC operating conditions unless otherwise noted)
PARAMETER
Row active to row active delay
RAS to CAS delay
Row precharge time
Row active time
@ Operating
Row cycle time
@ Auto refresh
Last data in to col. address delay
Last data in to row precharge
Last data in to burst stop
Col. address to col. address delay
Refresh period (4,096 rows)
Number of valid
Output data
SYMBOL
t
RRD
(min)
t
RCD
(min)
t
RP
(min)
t
RAS
(min)
t
RAS
(max)
t
RC
(min)
t
RFC
(min)
t
CDL
(min)
t
RDL
(min)
t
BDL
(min)
t
CCD
(min)
t
REF
(max)
53
55
VERSION
-5
10
15
15
38
-6
12
18
18
40
100
58
60
1
2
1
1
64
2
1
63
70
-7
14
21
21
42
UNIT
ns
ns
ns
ns
us
ns
ns
CLK
CLK
CLK
CLK
ms
ea
1
1,5
2
2
2
3
6
4
NOTE
1
1
1
1
CAS latency = 3
CAS latency = 2
Note:
1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then
rounding off to the next higher integer.
2. Minimum delay is required to complete with.
3. All parts allow every cycle column address change.
4. In case of row precharge interrupt, auto precharge and read burst stop.
5. A new command may be given t
RFC
after self refresh exit.
6. A maximum of eight consecutive AUTO REFRESH commands (with t
RFC
(min)) can be posted to any given SDRAM, and
the maximum absolute interval between any AUTO REFRESH command and the next AUTO REFRESH command is
8x15.6
μ
s.
Elite Semiconductor Memory Technology Inc.
Publication Date: May 2012
Revision: 1.1
5/45
ESMT [ ELITE SEMICONDUCTOR MEMORY TECHNOLOGY INC. ]
