ESMT
(Preliminary)
M12L128324A (2E)
Write command
CLK
( CS , CAS , WE = Low, RAS = High)
H
CKE
CS
If the mode register is in the burst write mode, this command sets the burst start
address given by the column address to begin the burst write operation. The first
write data in burst can be input with this command with subsequent data on following
clocks.
RAS
CAS
WE
BA0, BA1
(Bank select)
A10
Add
Col.
Fig. 4 Column address and
write command
Read command
CLK
H
( CS , CAS = Low, RAS , WE = High)
CKE
CS
Read data is available after CAS latency requirements have been met.
This command sets the burst start address given by the column address.
RAS
CAS
WE
BA0, BA1
(Bank select)
A10
Add
Col.
Fig. 5 Column address and
read command
CLK
CBR (auto) refresh command
H
CKE
( CS , RAS , CAS = Low, WE , CKE = High)
CS
RAS
CAS
WE
This command is a request to begin the CBR refresh operation. The refresh
address is generated internally.
Before executing CBR refresh, all banks must be precharged.
After this cycle, all banks will be in the idle (precharged) state and ready for a
row activate command.
BA0, BA1
During tRFC period (from refresh command to refresh or activate command), the
M12L128324A cannot accept any other command.
(Bank select)
A10
Add
Fig. 6 Auto refresh command
Elite Semiconductor Memory Technology Inc.
Publication Date: Jun. 2011
Revision: 0.1
14/44
ESMT [ ELITE SEMICONDUCTOR MEMORY TECHNOLOGY INC. ]
