欢迎访问ic37.com |
会员登录 免费注册
发布采购

F49L320BA-70TIG 参数 Datasheet PDF下载

F49L320BA-70TIG图片预览
型号: F49L320BA-70TIG
PDF下载: 下载PDF文件 查看货源
内容描述: 32兆位( 4M ×8 / 2M ×16 ) 3V只有CMOS闪存 [32 Mbit (4M x 8/2M x 16) 3V Only CMOS Flash Memory]
分类和应用: 闪存
文件页数/大小: 55 页 / 544 K
品牌: ESMT [ ELITE SEMICONDUCTOR MEMORY TECHNOLOGY INC. ]
 浏览型号F49L320BA-70TIG的Datasheet PDF文件第4页浏览型号F49L320BA-70TIG的Datasheet PDF文件第5页浏览型号F49L320BA-70TIG的Datasheet PDF文件第6页浏览型号F49L320BA-70TIG的Datasheet PDF文件第7页浏览型号F49L320BA-70TIG的Datasheet PDF文件第9页浏览型号F49L320BA-70TIG的Datasheet PDF文件第10页浏览型号F49L320BA-70TIG的Datasheet PDF文件第11页浏览型号F49L320BA-70TIG的Datasheet PDF文件第12页  
ESMT
7. FUNCTIONAL DESCRIPTION
7.1 Device operation
This section describes the requirements and use of the
device bus operations, which are initiated through the
internal command register. The register is composed of
latches that store the command, address and data
information needed to execute the command. The contents
F49L320UA/F49L320BA
Operation Temperature Condition -40
°
C~85
°
C
of the register serve as inputs to the internal state machine.
The state machine outputs dictate the function of the device.
The F49L320UA /F49L320BA features various bus
operations as Table 3.
Table 3. F49L320UA/F49L320BA Operation Modes Selection
Operation
Read
Write(Note1)
Accelerated
Program
Standby
Output Disable
Reset
Sector Protect
(Note 3)
Sector Unprotect
(Note 3)
Temporary Sector
Unprotect
CE
OE
L
H
H
X
H
X
H
H
X
WE
RESET
H
H
H
V
CC
±
0.3
H
L
V
ID
V
ID
V
ID
WP
/ACC
Addresses
(Note 3)
A
IN
A
IN
A
IN
X
X
X
SA, A6 = L,
A1 = H, A0 =L
SA, A6 = H,
A1 = H, A0 = L
A
IN
DQ0-DQ7
D
OUT
(Note 5)
(Note 5)
High-Z
High-Z
High-Z
(Note 5)
(Note 5)
(Note 5)
DQ8-DQ15
BYTE
=V
IH
D
OUT
(Note 5)
BYTE
=V
IL
L
L
L
V
CC
±
0.3
L
X
L
L
X
H
L
L
X
H
X
L
L
X
L/H
(Note 4)
V
HH
H
L/H
L/H
L/H
(Note 4)
(Note 4)
(Note 5)
High-Z
High-Z
High-Z
X
X
(Note 5)
DQ8-DQ14 =
High-X, DQ15 =
A-1
High-Z
High-Z
High-Z
X
X
High-Z
Notes:
1. When the ACC pin is at VHH, the device enters the accelerated program mode. See
2. Addresses are A20:A0 in word mode (BYTE# = VIH), A20:A-1 in byte mode (BYTE# = VIL).
3. The sector protect and sector unprotect functions may also be implemented via programming equipment.
4. If WP#/ACC = VIL, the two outermost boot sectors remain protected. If WP#/ACC = VIH, the two outermost boot sector
protection depends on whether they were last protected or unprotected. If WP#/ACC = VHH, all sectors are
unprotected.
5. DIN or DOUT as required by command sequence, data polling, or sector protection algorithm.
Write Protect(WP#)
The write protect function provides a hardware method of protecting certain boot sectors without using VID. This function is one of two
provided by WP#/ACC pin. If the system asserts VIL On the WP#/ACC pin, the device disables program and erase functions in the two
outermost 8-Kbyte boot sectors independently of whether those sectors were protected or unprotected using the method. The two
outermost 8-Kbyte boot sectors are the two sectors containing the lowest addresses in a bottom-boot configured device, or the two
sectors containing the highest addresses in a top-boot configured device.
If the system asserted VIH on the WP#/ACC pin, the device reverts to whether the two outermost 8-Kbyte boot sectors were last set to
be protected or unprotected. That is, sector protection or unprotection for these two sectors depends on whether they were last
protected or unprotected using the method.
Elite Semiconductor Memory Technology Inc.
Publication Date : Sep. 2008
Revision: 1.1
8/55