欢迎访问ic37.com |
会员登录 免费注册
发布采购

F25L32QA-50PHG 参数 Datasheet PDF下载

F25L32QA-50PHG图片预览
型号: F25L32QA-50PHG
PDF下载: 下载PDF文件 查看货源
内容描述: 3V只有32兆位串行闪存,配有双核和四 [3V Only 32 Mbit Serial Flash Memory with Dual and Quad]
分类和应用: 闪存存储内存集成电路光电二极管时钟
文件页数/大小: 42 页 / 484 K
品牌: ESMT [ ELITE SEMICONDUCTOR MEMORY TECHNOLOGY INC. ]
 浏览型号F25L32QA-50PHG的Datasheet PDF文件第1页浏览型号F25L32QA-50PHG的Datasheet PDF文件第2页浏览型号F25L32QA-50PHG的Datasheet PDF文件第4页浏览型号F25L32QA-50PHG的Datasheet PDF文件第5页浏览型号F25L32QA-50PHG的Datasheet PDF文件第6页浏览型号F25L32QA-50PHG的Datasheet PDF文件第7页浏览型号F25L32QA-50PHG的Datasheet PDF文件第8页浏览型号F25L32QA-50PHG的Datasheet PDF文件第9页  
ESMT
PIN DESCRIPTION
Symbol
SCK
Pin Name
Serial Clock
Serial Data Input /
Serial Data Input Output 0
(Preliminary)
F25L32QA
Functions
To provide the timing for serial input and output operations
To transfer commands, addresses or data serially into the device. Data is
latched on the rising edge of SCK (for Standard read mode). / Bidirectional IO
pin to transfer commands, addresses or data serially into the device on the
rising edge of SCK and read data or status from the device on the falling edge
of SCK(for Dual/Quad mode).
To transfer data serially out of the device. Data is shifted out on the falling edge
of SCK (for Standard read mode). / Bidirectional IO pin to transfer commands,
addresses or data serially into the device on the rising edge of SCK and read
data or status from the device on the falling edge of SCK (for Dual/Quad
mode).
To activate the device when CE is low.
The Write Protect (
WP
) pin is used to enable/disable BPL bit in the status
register. / Bidirectional IO pin to transfer commands, addresses or data serially
into the device on the rising edge of SCK and read data or status from the
device on the falling edge of SCK (for Quad mode).
To temporality stop serial communication with SPI flash memory without
resetting the device. / Bidirectional IO pin to transfer commands, addresses or
data serially into the device on the rising edge of SCK and read data or status
from the device on the falling edge of SCK (for Quad mode).
To provide power.
SI / SIO
0
SO / SIO
1
Serial Data Output /
Serial Data Input Output 1
Chip Enable
Write Protect /
Serial Data Input Output 2
CE
WP
/ SIO
2
HOLD / SIO
3
V
DD
V
SS
Hold /
Serial Data Input Output 3
Power Supply
Ground
FUNCTIONAL BLOCK DIAGRAM
Page Address
Latch / Counter
High Voltage
Generator
Memory
Array
Page Buffer
Status
Register
Byte Address
Latch / Counter
Y-Decoder
Command and Conrol Logic
Serial Interface
CE
SCK
SI
(SIO
0
)
SO
WP
HOLD
(SIO
1
) (SIO
2
) (SIO
3
)
Elite Semiconductor Memory Technology Inc.
Publication Date: Jan. 2009
Revision: 0.2
3/42