欢迎访问ic37.com |
会员登录 免费注册
发布采购

F25L32PA-100PAG 参数 Datasheet PDF下载

F25L32PA-100PAG图片预览
型号: F25L32PA-100PAG
PDF下载: 下载PDF文件 查看货源
内容描述: 3V只有32兆位串行闪存,配有双 [3V Only 32 Mbit Serial Flash Memory with Dual]
分类和应用: 闪存存储
文件页数/大小: 36 页 / 373 K
品牌: ESMT [ ELITE SEMICONDUCTOR MEMORY TECHNOLOGY INC. ]
 浏览型号F25L32PA-100PAG的Datasheet PDF文件第24页浏览型号F25L32PA-100PAG的Datasheet PDF文件第25页浏览型号F25L32PA-100PAG的Datasheet PDF文件第26页浏览型号F25L32PA-100PAG的Datasheet PDF文件第27页浏览型号F25L32PA-100PAG的Datasheet PDF文件第29页浏览型号F25L32PA-100PAG的Datasheet PDF文件第30页浏览型号F25L32PA-100PAG的Datasheet PDF文件第31页浏览型号F25L32PA-100PAG的Datasheet PDF文件第32页  
ESMT  
F25L32PA  
TABLE 12: LATCH UP CHARACTERISTIC  
Symbol  
Parameter  
Latch Up  
Minimum  
Unit  
Test Method  
JEDEC Standard 78  
1
ILTH  
100 + IDD  
mA  
Note 1: This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.  
TABLE 13: RECOMMENDED SYSTEM POWER-UP TIMINGS  
Symbol  
Parameter  
Minimum  
Unit  
µs  
1
TPU-READ  
VDD Min to Read Operation  
VDD Min to Write Operation  
10  
10  
1
TPU-WRITE  
µs  
TABLE 14: CAPACITANCE (TA = 25°C, f=1 MHz, other pins open)  
Parameter  
Description  
Test Condition  
VOUT = 0V  
Maximum  
12 pF  
1
COUT  
Output Pin Capacitance  
Input Capacitance  
1
CIN  
VIN = 0V  
6 pF  
Note 1: This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.  
TABLE 15: AC OPERATING CHARACTERISTICS  
Normal 33 MHz  
Fast 50 MHz  
Fast 86 MHz  
Fast 100 MHz  
Symbol  
Parameter  
Unit  
Min  
Max  
Min  
Max  
Min  
Max  
Min  
Max  
FCLK  
Serial Clock Frequency  
Serial Clock High Time  
Serial Clock Low Time  
33  
50  
86  
100  
MHz  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
TSCKH  
TSCKL  
13  
13  
5
9
9
7
7
5
5
1
TCES  
5
5
5
CE Active Setup Time  
CE Active Hold Time  
CE Not Active Setup Time  
CE Not Active Hold Time  
CE High Time  
1
TCEH  
5
5
5
5
1
TCHS  
5
5
5
5
1
TCHH  
5
5
5
5
TCPH  
TCHZ  
TCLZ  
TDS  
100  
100  
100  
100  
9
9
9
9
CE High to High-Z Output  
SCK Low to Low-Z Output  
Data In Setup Time  
0
3
3
5
5
5
5
0
3
3
5
5
5
5
0
3
3
5
5
5
5
0
3
3
5
5
5
5
TDH  
Data In Hold Time  
THLS  
THHS  
THLH  
THHH  
THZ  
HOLD Low Setup Time  
HOLD High Setup Time  
HOLD Low Hold Time  
HOLD High Hold Time  
HOLD Low to High-Z Output  
9
9
9
9
Elite Semiconductor Memory Technology Inc.  
Publication Date: Mar. 2009  
Revision: 1.0 28/36  
 复制成功!