Real time clock module
Register table
Address
00
01
02
03
04
05
06
07
08
09
0A
0B
0C
0D
0E
0F
10 to FF
Register name
CNT
1/100SEC
SEC
MIN
HOUR
DAY
MONTH
TIMER
ALARM
A-1/100
A-SEC
A-MIN
A-HR
A-DAY
A-MON
A-TIM
0 to 99
0 to 59
0 to 59
0 to 23
0 to 31
0 to 12
0 to 99
0 to FF
10A-TIM8
0 to 99
0 to 59
0 to 59
0 to 23
0 to 31
0 to 12
0 to 99
count
bit 7
STOP
8/10
10S8
10MIN8
12/24
YEAR2
W4
10TIMER8
AIE
A-8/10
10A-SEC8
10A-MIN8
A-12/24
—
—
10A-TIM4
10A-TIM2
bit 6
HOLD
4/10
10S4
10MIN4
AM/PM
YEAR1
W2
10TIMER4
TAIE
A-4/10
10A-SEC4
10A-MIN4
A-AM/PM
bit 5
MODE1
2/10
10S2
10MIN2
10HOUR2
10DAY2
W1
10TIMER2
AS1
A-2/10
10A-SEC2
10A-MIN2
10A-HR2
A-DAY2
bit 4
MODE2
1/10
10S1
10MIN1
10HOUR1
10DAY1
10MONTH1
10TIMER1
AS0
A-1/10
10A-SEC1
10A-MIN1
10A-HR1
A-DAY1
10A-MON1
10A-TIM1
bit 3
MASK
8/100
S8
MIN8
HOUR8
DAY8
MONTH8
TIMER8
TIE
A-8/100
10A-SEC8
10A-MIN8
A-HR8
A-DAY8
10A-MON8
A-TIM8
bit 2
ALM
4/100
S4
MIN4
HOUR4
DAY4
MONTH4
TIMER4
TCP2
A-4/100
10A-SEC4
10A-MIN4
A-HR4
A-DAY4
10A-MON4
A-TIM4
bit 1
AF
2/100
S2
MIN2
HOUR2
DAY2
MONTH2
TIMER2
TCP1
A-2/100
10A-SEC2
10A-MIN2
A-HR2
A-DAY2
10A-MON2
A-TIM2
bit 0
TF
1/100
S1
MIN1
HOUR1
DAY1
MONTH1
TIMER1
TCP0
A-1/100
10A-SEC1
10A-MIN1
A-HR1
A-DAY1
10A-MON1
A-TIM1
User's RAM (RTC-8583 is available)
Switching characteristics
Item
SCL clock frequency
Spike tolerance on bus
Bus free time
Start condition set-up time
Hold time
SCL “L” time
SCL “H” time
SCL, SDA rise time
SCL, SDA fall time
Date set-up time
Date hold time
SCL low to data out valid
Stop condition set-up time
Event counter frequency
Symbol
f
SCL
t
SW
t
BUF
t
SU
; STA
t
HD
; STA
t
LOW
t
HIGH
t
TLH
t
THL
t
SU
; DAT
t
HD
; DAT
t
VD
; DAT
t
SU
; STO
fi
250
—
0
—
4.0
—
3.4
µs
—
1.0
MHz
ns
4.0
4.7
4.0
1.0
—
0.3
—
µs
4.7
Min.
—
Max.
100
Unit
KHz
ns
Timing chart
Start
Condition (s)
t
SU
: STA
SCL
t
SUF
SDA
t
TLH
t
THL
Bit 7
MSB (A7)
t
LOW
t
HIGH
Bits
(A6)
1/f
SCL
Protocol
t
HD
: STA
t
SU
: DAT
t
HD
: DAT
Protocol
BITO
LSB (R/W)
ACK
(A)
STOP
Condition (p)
SCL
SDA
t
VD
: DAT
t
SU
: STO
Block diagram
RTC-8583
32.768 KHz
OSC1
Cg=10pF
RTC-8593 Series
32.768 KHz
OSC1
OSC
Divider
Cg=10pF
OSC
Divider
INT
V
DD
GND1.2
Power-ON
RESET
Control
Logic
Register
&
Counter
INT
V
DD
GND
RESET
RESET
Control
Logic
Register
&
Counter
AO
SCL
SDA
I C-BUS
Interface
2
Address
Register
RAM
(8 x 240)
SCL
SDA
I C-BUS
Interface
2
Address
Register
60
EPSONTOYOCOM [ EPSON TOYOCOM ]
