EM42BM1684RBA
Pin Description (Simplified)
Pin
G2, G3
Name
CLK,/CLK
Function
(System Clock)
Clock input active on the Positive rising edge
except for DQ and DM are active on both edge of the DQS.
CLK and /CLK are differential clock inputs.
(Chip Select)
/CS enables the command decoder when”L” and
disable the command decoder when “H”. The new commands
are over- Looked when the command decoder is disabled but
previous operation will still continue.
(Clock Enable)
Activates the CLK when “H” and deactivates
when “L”. When deactivate the clock, CKE low signifies the
power down or self refresh mode.
(Address)
Row address (A0 to A12) and Column address
(CA0 to CA9) are multiplexed on the same pin. CA10 defines
auto precharge at Column address.
(Bank Address)
Selects which bank is to be active.
(Row Address Strobe)
Latches Row Addresses on the
positive rising edge of the CLK with /RAS “L”. Enables row
access & pre-charge.
(Column Address Strobe)
Latches Column Addresses on the
positive rising edge of the CLK with /CAS low. Enables column
access.
(Write Enable)
Latches Column Addresses on the positive
rising edge of the CLK with /CAS low. Enables column access.
(Data Input/Output)
Data Inputs and Outputs are
synchronized with both edges of DQS.
(Data Input/Output Mask)
DM controls data inputs. LDM
corresponds to the data on DQ0~DQ7.UDM corresponds to
the data on DQ8~DQ15.
(Data Input/Output)
Data inputs and outputs are multiplexed
on the same pin.
(Power Supply/Ground)
V
DD
and V
SS
are power supply pins
for internal circuits.
(Power Supply/Ground)
V
DDQ
and V
SSQ
are power supply pins
for the output buffers.
(No Connection/Reserved for Future Use)
This pin is
recommended to be left No Connection on the device.
(Input)
SSTL-2 Reference voltage for input buffer.
H8
/CS
H3
CKE
K7,L8,L7,M8,M2,L3,
L2,K3,K2,J3,K8,J2,H2
J8, J7
H7
A0~A12
BA0, BA1
/RAS
G8
G7
E7, E3
F7, F3
A8,B9,B7,C9,C7,
D9,D7,E9,E1,D3,
D1,C3,C1,B3,B1,A2
A7,F8,M7/A3,F2,M3
A9,B2,C8,D2,E8/
A1,B8,C2,D8,E2
F9
F1
/CAS
/WE
LDQS/UDQS
LDM/UDM
DQ0~DQ15
V
DD
/V
SS
V
DDQ
/V
SSQ
NC/RFU
V
REF
Dec. 2010
5/23
www.eorex.com