欢迎访问ic37.com |
会员登录 免费注册
发布采购

EN25Q128-104FIP 参数 Datasheet PDF下载

EN25Q128-104FIP图片预览
型号: EN25Q128-104FIP
PDF下载: 下载PDF文件 查看货源
内容描述: 128兆位串行闪存与4K字节扇区制服 [128 Megabit Serial Flash Memory with 4Kbyte Uniform Sector]
分类和应用: 闪存
文件页数/大小: 57 页 / 1077 K
品牌: EON [ EON SILICON SOLUTION INC. ]
 浏览型号EN25Q128-104FIP的Datasheet PDF文件第18页浏览型号EN25Q128-104FIP的Datasheet PDF文件第19页浏览型号EN25Q128-104FIP的Datasheet PDF文件第20页浏览型号EN25Q128-104FIP的Datasheet PDF文件第21页浏览型号EN25Q128-104FIP的Datasheet PDF文件第23页浏览型号EN25Q128-104FIP的Datasheet PDF文件第24页浏览型号EN25Q128-104FIP的Datasheet PDF文件第25页浏览型号EN25Q128-104FIP的Datasheet PDF文件第26页  
EN25Q128  
Figure 9.1 Read Status Register Instruction Sequence under EQPI Mode  
Table 6. Status Register Bit Locations  
S7  
S6  
S5  
S4  
S3  
S2  
S1  
S0  
SRP  
Status  
Register  
Protect  
WIP  
(Write In  
Progress bit)  
(Note 3)  
OTP_LOCK  
BP3  
BP2  
BP1  
BP0  
WEL  
(Write Enable  
Latch)  
WPDIS  
(WP# disable)  
bit  
(Block  
(Block  
(Block  
(Block  
Protected bits) Protected bits) Protected bits) Protected bits)  
(note 1)  
1 = WP#  
disable  
0 = WP#  
enable  
1 = write  
enable  
0 = not write 0 = not in write  
1 = write  
operation  
1 = status  
register write sector is  
disable protected  
1 = OTP  
(note 2)  
(note 2)  
(note 2)  
(note 2)  
enable  
operation  
Non-volatile bit  
Non-volatile bit Non-volatile bit. Non-volatile bit Non-volatile bit Non-volatile bit  
volatile bit  
volatile bit  
Note  
1. In OTP mode, SRP bit is served as OTP_LOCK bit.  
2. See the table “Protected Area Sizes Sector Organization”.  
The status and control bits of the Status Register are as follows:  
WIP bit. The Write In Progress (WIP) bit indicates whether the memory is busy with a Write Status  
Register, Program or Erase cycle. When set to 1, such a cycle is in progress, when reset to 0 no such  
cycle is in progress.  
WEL bit. The Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch.  
When set to 1 the internal Write Enable Latch is set, when set to 0 the internal Write Enable Latch is  
reset and no Write Status Register, Program or Erase instruction is accepted.  
BP3, BP2, BP1, BP0 bits. The Block Protect (BP3, BP2, BP1, BP0) bits are non-volatile. They define  
the size of the area to be software protected against Program and Erase instructions. These bits are  
written with the Write Status Register (WRSR) instruction. When one or both of the Block Protect (BP3,  
BP2, BP1, BP0) bits is set to 1, the relevant memory area (as defined in Table 3.) becomes protected  
against Page Program (PP) Sector Erase (SE) and , Block Erase (BE), instructions. The Block Protect  
This Data Sheet may be revised by subsequent versions  
or modifications due to changes in technical specifications.  
©2004 Eon Silicon Solution, Inc., www.eonssi.com  
22  
Rev. J, Issue Date: 2011/09/19  
 复制成功!