欢迎访问ic37.com |
会员登录 免费注册
发布采购

EM6323LXSP5B1.4 参数 Datasheet PDF下载

EM6323LXSP5B1.4图片预览
型号: EM6323LXSP5B1.4
PDF下载: 下载PDF文件 查看货源
内容描述: 复位电路,带有手动复位和看门狗 [Reset Circuit with Manual Reset and Watchdog]
分类和应用: 复位电路
文件页数/大小: 10 页 / 501 K
品牌: EMMICRO [ EM MICROELECTRONIC - MARIN SA ]
 浏览型号EM6323LXSP5B1.4的Datasheet PDF文件第2页浏览型号EM6323LXSP5B1.4的Datasheet PDF文件第3页浏览型号EM6323LXSP5B1.4的Datasheet PDF文件第4页浏览型号EM6323LXSP5B1.4的Datasheet PDF文件第5页浏览型号EM6323LXSP5B1.4的Datasheet PDF文件第6页浏览型号EM6323LXSP5B1.4的Datasheet PDF文件第7页浏览型号EM6323LXSP5B1.4的Datasheet PDF文件第8页浏览型号EM6323LXSP5B1.4的Datasheet PDF文件第10页  
EM6323/24  
Watchdog Input  
If the watchdog timer has not been cleared within tWD  
(1.6s typ.), reset asserts. The internal 1.6s timer is  
cleared by either a reset pulse or by toggling WDI. While  
reset is asserted, the timer remains cleared and does not  
count. As soon as reset is released, the timer starts  
counting.  
If the microcontroller I/O connected to WDI is put in a  
high impedance condition, the circuit will detect this  
condition as a microcontroller in sleep mode and prevent  
its watchdog from timing out. To monitor a high  
impedance or a three state condition on WDI, the  
watchdog input is internally driven low during the first  
15/16 of the watchdog timeout period and high for the  
last 1/16 of the watchdog timeout period.  
When WDI is left unconnected, this internal driver clears  
the 1.6s timer every 1.5s. When WDI is three-stated or  
unconnected, the maximum allowable leakage current is  
0.5µA.  
To minimized the overall system power consumption and  
therefore for a minimum watchdog input current leave  
WDI low for the majority of the watchdog timeout period,  
pulsing it low-high-low once within the first 15/16 of the  
watchdog timeout period to reset the watchdog timer. If  
WDI is externally driven high for the majority of the  
timeout period, up to 35µA can flow into WDI. Meanwhile  
when the microcontroller is not in sleep mode, the output  
of the microcontroller which drives WDI has to be strong  
enough to fight the 35µA.  
VDD  
VDD  
Pullup  
RESET  
1/16 tWD  
WDI Pullup OFF  
ON  
OFF  
ON  
Transition  
Detector  
Watchdog Logic  
+ Timer  
WDI  
15/16 tWD  
WDI Pulldown ON  
15/16 tWD  
tWD  
OFF  
tPOR  
1/16 tWD  
Pulldown  
GND  
Fig. 16  
Fig. 15  
WDI Input Stage Block Schematic  
WDI Input Timing Diagram  
15.0  
25.0  
12.0  
9.0  
20.0  
15.0  
[ uA ]  
[ uA ]  
6.0  
3.0  
0.0  
10.0  
5.0  
0.0  
-50 -25  
0
25  
50  
75 100 125  
-50 -25  
0
25 50 75 100 125  
[ °C ]  
[ °C ]  
Fig. 17  
Fig. 18  
WDI Input Current Low-level IIL vs. Temperature  
(VDD=5.5V)  
WDI Input Current High-Level IIH vs. Temperature  
(VDD=5.5V)  
9
www.emmicroelectronic.com  
Copyright  
03/06 - rev.H  
© 2006, EM Microelectronic-Marin SA  
 复制成功!