Contents
Contents
1
2
3
4
5
5
6
General Description.................................................................................................. 1
Features ..................................................................................................................... 1
Application................................................................................................................. 3
Pin Assignment ......................................................................................................... 3
Pin Description.......................................................................................................... 7
Functional Block Diagram.......................................................................................11
Function Description .............................................................................................. 12
6.1 Register Configuration...................................................................................... 12
6.1.1 R PAGE Register Configuration........................................................................12
6.2 Register Operations ......................................................................................... 12
6.2.1 R0 (Indirect Addressing Register) .....................................................................12
6.2.2 R1 (TCC)...........................................................................................................12
6.2.3 R2 (Program Counter).......................................................................................12
6.2.4 R3 (Status, Page Selection)..............................................................................13
6.2.5 R4 (RAM Select Register).................................................................................14
6.2.6 Bank 0 R5 (RAM Bank Select Register) ...........................................................15
6.2.7 Bank 0 R6 (Program Page Select Register) .....................................................15
6.2.8 Bank 0 R7 (Port 7).............................................................................................15
6.2.9 Bank 0 R8 (Port 8).............................................................................................15
6.2.10 Bank 0 R9 (Port 9).............................................................................................16
6.2.11 Bank 0 RA (Port A) ............................................................................................16
6.2.12 Bank 0 RB (Port B)............................................................................................16
6.2.13 Bank 0 RC SCCR (System Clock Control Register).........................................16
6.2.14 Bank 0 RD TWTCR (TCC and WDT Timer Control Register)...........................17
6.2.15 Bank 0 RE IMR (Interrupt Mask Register).........................................................18
6.2.16 Bank 0 RF ISR (Interrupt Status Register)........................................................18
6.2.17 Bank 1 R5 LCDCR (LCD Control Register) ......................................................19
6.2.18 Bank 1 R6 LCDAR (LCD Address Register).....................................................19
6.2.19 Bank 1 R7 LCDBR (LCD Data Buffer) ..............................................................20
6.2.20 Bank 1 R8 LCDVCR (LCD Voltage Control Register).......................................20
6.2.21 Bank 1 R9 LCDCCR (LCD Com Control Register 3)........................................21
6.2.22 Bank 1 RA LCDSCR0 (LCD Segment Control Register 0) ...............................21
6.2.23 Bank 1 RB LCDSCR1 (LCD Segment Control Register 1)...............................21
6.2.24 BANK 1 RC LCDSCR2 (LCD Segment Control Register 2).............................22
6.2.25 Bank 1 RE EIMR (External Interrupt Mask Register)........................................22
6.2.26 Bank 1 RF EISR (External Interrupt Status Register) .......................................22
6.2.27 Bank 2 R5 T1CR (Timer 1 Control Register) ....................................................23
6.2.28 Bank 2 R6 TSR (Timer Status Register) ...........................................................24
6.2.29 Bank 2 R7 T1PD (Timer1 Period Buffer)...........................................................25
6.2.30 Bank 2 R8 T1TD (Timer 1 Duty Buffer).............................................................25
Product Specification (V0.9) 09.12.2006
• iii
ELAN [ ELAN MICROELECTRONICS CORP ]
