欢迎访问ic37.com |
会员登录 免费注册
发布采购

EM78P418NP 参数 Datasheet PDF下载

EM78P418NP图片预览
型号: EM78P418NP
PDF下载: 下载PDF文件 查看货源
内容描述: 8位OTP微 [8-Bit Microprocessor with OTP ROM]
分类和应用: OTP只读存储器
文件页数/大小: 84 页 / 2325 K
品牌: ELAN [ ELAN MICROELECTRONICS CORP ]
 浏览型号EM78P418NP的Datasheet PDF文件第33页浏览型号EM78P418NP的Datasheet PDF文件第34页浏览型号EM78P418NP的Datasheet PDF文件第35页浏览型号EM78P418NP的Datasheet PDF文件第36页浏览型号EM78P418NP的Datasheet PDF文件第38页浏览型号EM78P418NP的Datasheet PDF文件第39页浏览型号EM78P418NP的Datasheet PDF文件第40页浏览型号EM78P418NP的Datasheet PDF文件第41页  
EM78P417N/418N/419N  
8-Bit Microprocessor with OTP ROM  
The IOCB0 register bits are set to all "1"  
The IOCC0 register bits are set to all "1"  
The IOCD0 register bits are set to all "1"  
Bit 7 of the IOCE0 register is set to "1", and Bit 6~0 are cleared  
Bits 0~6 of RF register and bits 0~6 of IOCF0 register are cleared  
Executing the “SLEP” instruction will assert the sleep (power down) mode. While  
entering sleep mode, the Oscillator, TCC, TIMER1, TIMER2, and TIMER3 are stopped.  
The WDT (if enabled) is cleared but keeps on running.  
The controller can be awakened by-  
Case 1 External reset input on /RESET pin  
Case 2 WDT time-out (if enabled)  
Case 3 Port 6 input status changes (if ICWE is enabled)  
Case 4 Comparator output status changes (if CMPWE is enabled)  
Case 5 AD conversion completed (if ADWE enable).  
The first two cases (1 & 2) will cause the EM78P417/8/9N to reset. The T and P flags of  
R3 can be used to determine the source of the reset (wake-up). Cases 3, 4, & 5 are  
considered the continuation of program execution and the global interrupt ("ENI" or  
"DISI" being executed) decides whether or not the controller branches to the interrupt  
vector following wake-up. If ENI is executed before SLEP, the instruction will begin to  
execute from address 0x8 after wake-up. If DISI is executed before SLEP, the  
execution will restart from the instruction next to SLEP after wake-up. All sleep mode  
wake up time is150µs, no matter what the oscillator type or mode is (except when it’s in  
low XTAL mode). Under low XATL mode, wake up time is 500ms.  
Only one of the Cases 1 to 5 can be enabled before entering into sleep mode. That is:  
Case [a] If WDT is enabled before SLEP, all of the RE bit is disabled. Hence, the  
EM78P417/8/9N can be awaken only with Case 1 or Case 2. Refer to the  
section on Interrupt (Section 6.6) for further details.  
Case [b] If Port 6 Input Status Change is used to wake -up EM78P417/8/9N and ICWE  
bit of RE register is enabled before SLEP, WDT must be disabled. Hence,  
the EM78P417/8/9N can be awaken only with Case 3. Wake-up time is  
dependent on oscillator mode. Under RC mode the reset time is 32 clocks  
(for oscillator stables).  
In High XTAL mode, reset time is 2ms and 32clocks(for oscillator stables);  
and in low XTAL mode, the reset time is 500ms.  
Product Specification (V1.0) 06.23.2005  
31  
(This specification is subject to change without further notice)  
 复制成功!