EDJ1108BABG, EDJ1116BABG
CKE (input pin)
CKE high activates, and CKE low deactivates, internal clock signals and device input buffers and output drivers.
Taking CKE low provides precharge power-down and self-refresh operation (all banks idle), or active power-down
(row active in any bank). CKE is asynchronous for self-refresh exit. After VREF has become stable during the
power-on and initialization sequence, it must be maintained for proper operation of the CKE receiver. For proper
self-refresh entry and exit, VREF must be maintained to this input. CKE must be maintained high throughout read
and write accesses. Input buffers, excluding CK, /CK, ODT and CKE are disabled during power-down. Input buffers,
excluding CKE, are disabled during self-refresh.
DM, DMU, DML (input pins)
DM is an input mask signal for write data. Input data is masked when DM is sampled high coincident with that input
data during a write access. DM is sampled on both edges of DQS. For ×8 configuration, the function of DM or
TDQS, /TDQS is enabled by mode register A11 setting in MR1.
DQ, DQU, DQL (input/output pins)
Bi-directional data bus.
DQS, /DQS, DQSU, /DQSU, DQSL, /DQSL (input/output pins)
Output with read data, input with write data. Edge-aligned with read data, center-aligned with write data.
The data strobe DQS is paired with differential signal /DQS to provide differential pair signaling to the system during
READs and WRITEs.
TDQS, /TDQS (output pins)
TDQS and /TDQS is applicable for ×8 configuration only. When enabled via mode register A11 = 1 in MR1, DRAM
will enable the same termination resistance function on TDQS, /TDQS as is applied to DQS, /DQS. When disabled
via mode register A11 = 0 in MR1, DM/TDQS will provide the data mask function and /TDQS is not used.
In ×16 configuration, the TDQS function must be disabled via mode register A11 = 0 in MR1.
/RESET (input pin)
/RESET is a CMOS rail to rail signal with DC high and low at 80% and 20% of VDD (1.20V for DC high and 0.30V
for DC low).
It is negative active signal (active low) and is referred to GND. There is no termination required on this signal. It will
be heavily loaded across multiple chips. /RESET is destructive to data contents.
ODT (input pins)
ODT (registered high) enables termination resistance internal to the DDR3 SDRAM. When enabled, ODT is only
applied to each DQ, DQS, /DQS, DM/TDQS, NU(/TDQS) (when TDQS is enabled via mode register A11 = 1 in MR1)
signal for ×4/×8 configuration. For ×16 configuration ODT is applied to each DQ, DQSU, /DQSU, DQSL, /DQSL,
DMU, and DML signal. The ODT pin will be ignored if the mode register (MR1) is programmed to disable ODT.
ZQ (supply)
Reference pin for ZQ calibration.
VDD, VSS, VDDQ, VSSQ (power supply)
VDD and VSS are power supply pins for internal circuits. VDDQ and VSSQ are power supply pins for the output
buffers.
VREFCA, VREFDQ (power supply)
Reference voltage
Data Sheet E1248E40 (Ver. 4.0)
65