欢迎访问ic37.com |
会员登录 免费注册
发布采购

EDD5104ABTA-7B 参数 Datasheet PDF下载

EDD5104ABTA-7B图片预览
型号: EDD5104ABTA-7B
PDF下载: 下载PDF文件 查看货源
内容描述: 512M比特DDR SDRAM [512M bits DDR SDRAM]
分类和应用: 存储内存集成电路光电二极管动态存储器双倍数据速率时钟
文件页数/大小: 50 页 / 438 K
品牌: ELPIDA [ ELPIDA MEMORY ]
 浏览型号EDD5104ABTA-7B的Datasheet PDF文件第14页浏览型号EDD5104ABTA-7B的Datasheet PDF文件第15页浏览型号EDD5104ABTA-7B的Datasheet PDF文件第16页浏览型号EDD5104ABTA-7B的Datasheet PDF文件第17页浏览型号EDD5104ABTA-7B的Datasheet PDF文件第19页浏览型号EDD5104ABTA-7B的Datasheet PDF文件第20页浏览型号EDD5104ABTA-7B的Datasheet PDF文件第21页浏览型号EDD5104ABTA-7B的Datasheet PDF文件第22页  
EDD5104ABTA, EDD5108ABTA  
Notes: 1. The DDR SDRAM is in "Precharging" state for tRP after precharge command is issued.  
2. The DDR SDRAM reaches "IDLE" state tRP after precharge command is issued.  
3. The DDR SDRAM is in "Refresh" state for tRFC after auto-refresh command is issued.  
4. The DDR SDRAM is in "Activating" state for tRCD after ACT command is issued.  
5. The DDR SDRAM is in "Active" state after "Activating" is completed.  
6. The DDR SDRAM is in "READ" state until burst data have been output and DQ output circuits are turned  
off.  
7. The DDR SDRAM is in "READ with auto-precharge" from READA command until burst data has been  
output and DQ output circuits are turned off.  
8. The DDR SDRAM is in "WRITE" state from WRIT command to the last burst data are input.  
9. The DDR SDRAM is in "Write recovering" for tWR after the last data are input.  
10. The DDR SDRAM is in "Write with auto-precharge" until tWR after the last data has been input.  
11. This command may be issued for other banks, depending on the state of the banks.  
12. All banks must be in "IDLE".  
13. Before executing a write command to stop the preceding burst read operation, BST command must be  
issued.  
14. EDD5104ABTA and EDD5108ABTA support the concurrent auto-precharge feature, a read with auto-  
precharge enabled,or a write with auto-precharge enabled, may be followed by any column command to  
other banks, as long as that command does not interrupt the read or write data transfer, and  
all other related limitations apply. (E.g. Conflict between READ data and WRITE data must be avoided.)  
The minimum delay from a read or write command with auto precharge enabled, to a command to a  
different bank, is summarized below.  
To command (different bank, non-  
interrupting command)  
Minimum delay  
From command  
Read w/AP  
(Concurrent AP supported)  
Units  
tCK  
tCK  
tCK  
tCK  
tCK  
tCK  
Read or Read w/AP  
Write or Write w/AP  
Precharge or Activate  
Read or Read w/AP  
Write or Write w/AP  
Precharge or Activate  
BL/2  
CL(rounded up)+ (BL/2)  
1
Write w/AP  
1 + (BL/2) + tWTR  
BL/2  
1
Preliminary Data Sheet E0237E30 (Ver. 3.0)  
18  
 复制成功!