欢迎访问ic37.com |
会员登录 免费注册
发布采购

EBJ21RE8BAFA-8C-E 参数 Datasheet PDF下载

EBJ21RE8BAFA-8C-E图片预览
型号: EBJ21RE8BAFA-8C-E
PDF下载: 下载PDF文件 查看货源
内容描述: 注册2GB DDR3 SDRAM DIMM [2GB Registered DDR3 SDRAM DIMM]
分类和应用: 动态存储器双倍数据速率
文件页数/大小: 20 页 / 216 K
品牌: ELPIDA [ ELPIDA MEMORY ]
 浏览型号EBJ21RE8BAFA-8C-E的Datasheet PDF文件第1页浏览型号EBJ21RE8BAFA-8C-E的Datasheet PDF文件第2页浏览型号EBJ21RE8BAFA-8C-E的Datasheet PDF文件第3页浏览型号EBJ21RE8BAFA-8C-E的Datasheet PDF文件第4页浏览型号EBJ21RE8BAFA-8C-E的Datasheet PDF文件第6页浏览型号EBJ21RE8BAFA-8C-E的Datasheet PDF文件第7页浏览型号EBJ21RE8BAFA-8C-E的Datasheet PDF文件第8页浏览型号EBJ21RE8BAFA-8C-E的Datasheet PDF文件第9页  
EBJ21RE8BAFA  
Pin Description  
Pin name  
Function  
Address input  
Row address  
Column address  
A0 to A15  
A0 to A13  
A0 to A9  
A10 (AP)  
Auto precharge  
Burst chop  
A12 (/BC)  
BA0, BA1, BA2  
Bank select address  
Data input/output  
DQ0 to DQ63  
CB0 to CB7  
Check bit (Data input/output)  
Row address strobe command  
Column address strobe command  
Write enable  
/RAS  
/CAS  
/WE  
/CS0, /CS1  
Chip select  
CKE0, CKE1  
Clock enable  
CK0, CK1  
Clock input  
/CK0, /CK1  
Differential clock input  
Input and output data strobe  
Termination data strobe  
Input mask  
DQS0 to DQS8, /DQS0 to /DQS8  
TDQS9 to TDQS17, /TDQS9 to /TDQS17  
DM0 to DM8  
SCL  
Clock input for serial PD  
Data input/output for serial PD  
Serial address input  
SDA  
SA0, SA1, SA2  
VDD  
Power for internal circuit  
Power for serial EEPROM  
Reference voltage for CA  
Reference voltage for DQ  
Ground  
VDDSPD  
VREFCA  
VREFDQ  
VSS  
VTT  
Termination Voltage  
/RESET  
ODT0, ODT1  
Par_In  
Set DRAM to known state  
ODT control  
Parity bit for the Address and Control bus  
Parity error found on the Address and Control bus  
Temperature event pin  
No connection  
/Err_Out  
/Event  
NC  
NU  
Not usable  
Data Sheet E1251E40 (Ver. 4.0)  
5