欢迎访问ic37.com |
会员登录 免费注册
发布采购

EL5825C 参数 Datasheet PDF下载

EL5825C图片预览
型号: EL5825C
PDF下载: 下载PDF文件 查看货源
内容描述: 8通道TFT -LCD参考电压发生器 [8-Channel TFT-LCD Reference Voltage Generator]
分类和应用: 电压发生器
文件页数/大小: 3 页 / 79 K
品牌: ELANTEC [ ELANTEC SEMICONDUCTOR ]
 浏览型号EL5825C的Datasheet PDF文件第1页浏览型号EL5825C的Datasheet PDF文件第3页  
EL5825C - Preliminary  
8-Channel TFT-LCD Reference Voltage Generator  
Absolute Maximum Ratings (T = 25°C)  
A
Values beyond absolute maximum ratings can cause the device to be pre-  
maturely damaged. Absolute maximum ratings are stress ratings only and  
functional device operation is not implied.  
Maximum Die Temperature  
+125°C  
-65°C to +150°C  
-40°C to +85°C  
260°C  
Storage Temperature  
Operating Temperature  
Lead Temperature  
Power Dissipation  
ESD Voltage  
Supply Voltage between VS and GND  
Supply Voltage between VSD and GND  
Maximum Continuous Output Current  
+18V  
VS and +7V (min)  
30mA  
See Curves  
2kV  
Important Note:  
All parameters having Min/Max specifications are guaranteed. Typ values are for information purposes only. Unless otherwise noted, all tests are at the  
specified temperature and are pulsed tests, therefore: TJ = TC = TA  
.
Electrical Characteristics  
VS = 15V, VSD = 5V, VREFH = 13V, VREFL = 2V, RL = 1.5kand CL = 200pF to 0V, TA = 25°C unless otherwise specified.  
Parameter  
Supply  
IS  
Description  
Condition  
Min  
Typ  
Max  
Unit  
Supply Current  
No load  
10  
TBD  
1
mA  
mA  
ISD  
Digital Supply Current  
Analog  
VOL  
Output Swing Low  
Output Swing High  
Short Circuit Current  
Power Supply Rejection Ratio  
Offset Voltage  
RL = 1.5kto 7.5V, after 1mS  
RL = 1.5kto 7.5V, after 1mS  
RL = 10Ω  
100  
200  
mV  
V
VOH  
ISC  
14.75  
100  
14.9  
mA  
dB  
PSRR  
VOS  
VS+ is moved from 14V to 16V  
VOUT = VS / 2  
TBD  
TBD  
2
5
mV  
mS  
tD  
Program to Out Delay  
Accuracy  
TBD  
TBD  
TBD  
32  
VAC  
12  
15  
mV  
mV/mS  
kΩ  
VDROOP  
RINH  
RINL  
REG  
Digital  
VIH  
Droop Voltage  
Input Resistance @ VREFH  
Input Resistance @ VREFL  
Load Regulation  
VREFH = 15V  
VREFL = 0V  
32  
kW  
mV  
I
OUT = 5mA step  
2
Logic 1 Input Voltage  
Logic 0 Input Voltage  
Clock Frequency  
VSD-20%  
V
V
VIL  
20%*VSD  
5
FCLK  
tS  
MHz  
ns  
Setup Time  
10  
10  
10  
10  
tH  
Hold Time  
ns  
tLC  
Load to Clock Time  
Clock to Load Line  
Clock to Out Delay Time  
SDIN Input Resistance  
ns  
tCE  
ns  
tDCO  
RSDIN  
ns  
1
GΩ  
2