DR805x Instructions set details
- 78 -
3.44.3.
XRL A, @ RI
Operation: (PC) ← (PC) + 1
(A) ← (A) xor ((Ri))
Bytes:
Cycles:
1
3
Encoding:
0
1
1
0
0
1
1
0
1
i
3.44.4.
XRL A, #DATA
Operation: (PC) ← (PC) + 2
(A) ← (A) xor #data
Bytes:
Cycles:
2
2
Encoding:
0
1
1
0
0
1
0
0
1
immediate data
3.44.5.
XRL DIRECT, A
Operation: (PC) ← (PC) + 2
(direct) ← (direct) xor (A)
Bytes:
Cycles:
2
4
Encoding:
0
1
1
0
0
0
direct address
3.44.6.
XRL DIRECT, #DATA
Operation: (PC)
← (PC) + 3
(direct) ← (direct) xor #data
Bytes:
Cycles:
3
4
Encoding:
0
1
1
0
0
0
1
direct address
immediate data
All trademarks mentioned in this document
are trademarks of their respective owners.
http://www.DigitalCoreDesign.com
http://www.dcd.pl
Copyright 1999-2003 DCD – Digital Core Design. All Rights Reserved.
DCD [ DIGITAL CORE DESIGN ]
