欢迎访问ic37.com |
会员登录 免费注册
发布采购

DP805X 参数 Datasheet PDF下载

DP805X图片预览
型号: DP805X
PDF下载: 下载PDF文件 查看货源
内容描述: 流水线的高性能微控制器指令集的详细信息3.10版本 [Pipelined High Performance Microcontroller Instructions set details ver 3.10]
分类和应用: 微控制器
文件页数/大小: 79 页 / 249 K
品牌: DCD [ DIGITAL CORE DESIGN ]
 浏览型号DP805X的Datasheet PDF文件第71页浏览型号DP805X的Datasheet PDF文件第72页浏览型号DP805X的Datasheet PDF文件第73页浏览型号DP805X的Datasheet PDF文件第74页浏览型号DP805X的Datasheet PDF文件第75页浏览型号DP805X的Datasheet PDF文件第76页浏览型号DP805X的Datasheet PDF文件第78页浏览型号DP805X的Datasheet PDF文件第79页  
DP805x Instructions set details  
- 77 -  
3.44. XRL  
Instruction:  
Function:  
XRL <dest-byte>, <src-byte>  
Logical Exclusive OR for byte variables  
Description: XRL performs the bit wise logical Exclusive OR operation between the  
indicated variables, storing the results in the destination. No flags are  
affected (except P, if <dest-byte> = A).  
The two operands allow six addressing mode combinations. When the  
destination is the accumulator, the source can use register, direct,  
register-indirect, or immediate addressing; when the destination is a  
direct address, the source can be accumulator or immediate data.  
Note:  
When this instruction is used to modify an output port, the value used  
as the original port data will be read from the output data latch, not the  
input pins.  
3.44.1.  
XRL A, RN  
Operation:  
(PC) (PC) + 1  
(A) (A) xor (Rn)  
Bytes:  
Cycles:  
1
1
Encoding:  
0
1
1
0
1
r
r
r
3.44.2.  
XRL A, DIRECT  
Operation: (PC) (PC) + 2  
(A) (A) xor (direct)  
Bytes:  
Cycles:  
2
2
Encoding:  
0
1
1
0
0
1
0
1
direct address  
All trademarks mentioned in this document  
are trademarks of their respective owners.  
http://www.DigitalCoreDesign.com  
http://www.dcd.pl  
Copyright 1999-2003 DCD – Digital Core Design. All Rights Reserved.  
 复制成功!