欢迎访问ic37.com |
会员登录 免费注册
发布采购

DFPDIV 参数 Datasheet PDF下载

DFPDIV图片预览
型号: DFPDIV
PDF下载: 下载PDF文件 查看货源
内容描述: 浮点流水线除法器单元 [Floating Point Pipelined Divider Unit]
分类和应用:
文件页数/大小: 3 页 / 124 K
品牌: DCD [ DIGITAL CORE DESIGN ]
 浏览型号DFPDIV的Datasheet PDF文件第1页浏览型号DFPDIV的Datasheet PDF文件第3页  
tation. It also permits FPGA prototyping be-  
fore ASIC production.  
B L O C K D I A G R A M  
Unlimited Designs license allows using IP  
Core in unlimited number of FPGA bitstreams  
and ASIC implementations.  
datao(31:0)  
adatai(31:0)  
bdatai(31:0)  
Arguments  
Checker  
Result  
Composer  
Main FP  
Pipelined Unit  
ofo  
ufo  
ifo  
In all cases number of IP Core instantiations  
within a design, and number of manufactured  
chips are unlimited. There is no time of use  
limitations.  
en  
rst  
clk  
Arguments Checker - performs input data  
analyze against IEEE-754 number standard  
compliance. The appropriate numbers and  
information about the input data classes are  
given as the results to Main FP Pipelined  
Unit.  
Single Design license for  
VHDL, Verilog source code called HDL  
Source  
Encrypted, or plain text EDIF called Netlist  
Unlimited Designs license for  
HDL Source  
Main FP Pipelined Unit - performs floating  
point divide function. Gives the complex in-  
formation about the results and makes final  
flags settings.  
Netlist  
Upgrade from  
Netlist to HDL Source  
Single Design to Unlimited Designs  
S Y M B O L  
Result Composer - performs result rounding  
function, data alignment to IEEE-754 stan-  
dard, and the final flags setting.  
adatai(31:0) datao(31:0)  
bdatai(31:0)  
ofo  
ufo  
ifo  
P E R F O R M A N C E  
The following table gives a survey about the  
Core area and performance in the ALTERA®  
devices after Place & Route :  
en  
rst  
clk  
Speed  
grade  
-1  
Logic  
Cells  
3100  
3100  
2720  
2720  
2720  
2720  
2780  
2270  
2270  
2040  
P I N S D E S C R I P T I O N  
Device  
Fmax  
PIN  
TYPE  
DESCRIPTION  
FLEX10KE  
ACEX1K  
APEX20K  
APEX20KE  
APEX20KC  
APEX-II  
MERCURY  
STRATIX  
CYCLONE  
STRATIX-II  
30 MHz  
30 MHz  
40 MHz  
40 MHz  
42 MHz  
50 MHz  
65 MHz  
88 MHz  
86 MHz  
104 MHz  
-1  
-1  
-1  
-7  
-7  
-5  
-5  
-6  
clk  
rst  
en  
Input Global system clock  
Input Global system reset  
Input Enable computing  
Input A data bus input  
Input B data bus input  
Output Data bus output  
Output Overflow flag  
adatai[31:0]  
bdatai[31:0]  
datao[31:0]  
ofo  
-3  
Core performance in ALTERA® devices  
ufo  
Output Underflow flag  
Output Invalid result flag  
ifo  
All trademarks mentioned in this document  
are trademarks of their respective owners.  
http://www.DigitalCoreDesign.com  
http://www.dcd.pl  
Copyright 1999-2007 DCD – Digital Core Design. All Rights Reserved.