欢迎访问ic37.com |
会员登录 免费注册
发布采购

D8255 参数 Datasheet PDF下载

D8255图片预览
型号: D8255
PDF下载: 下载PDF文件 查看货源
内容描述: 可编程的外围接口 [Programmable Peripheral Interface]
分类和应用:
文件页数/大小: 4 页 / 129 K
品牌: DCD [ DIGITAL CORE DESIGN ]
 浏览型号D8255的Datasheet PDF文件第1页浏览型号D8255的Datasheet PDF文件第3页浏览型号D8255的Datasheet PDF文件第4页  
KEY FEATURES
SYMBOL
datai(7:0)
portai(7:0)
portbi(7:0)
portci(7:0)
a(1:0)
we
rd
cs
rst
clk
datao (7:0)
portao (7:0)
portbo (7:0)
portco (7:0)
Compatible with industry standard 8255
24 I/O lines
individually programmed in
2 groups of 12:
Group A - Port A and upper half of Port C
Group B – Port B and lower half of Port C
3 major modes of operation
Mode 0 – Basic input/output
Mode 1 – Strobed Input/output
Mode 2 – Bi-directional Bus
Control Word Read-Back Capability
Direct Bit Set/Reset Capability
Interrupt control functions
No internal three states busses
Fully synthesizable technology independ-
ent source code.
clk
reset
cs
rd
we
a[1:0]
portai[7:0]
portbi[7:0]
portci[7:0]
datai[7:0]
datao[7:0]
portao[7:0]
portbo[7:0]
portco[7:0]
PINS DESCRIPTION
PIN
TYPE
input
input
input
input
input
input
input
input
input
input
output
output
output
output
DESCRIPTION
Global clock
Global reset
Chip select
Processor read strobe
Processor write strobe
Processor address lines
Port A input
Port B input
Port C input
Data bus (input)
Data bus (output)
Port A output
Port B output
Port C output
DESIGN FEATURES
O
NE GLOBAL SYSTEM CLOCK
S
YNCHRONOUS RESET
A
LL ASYNCHRONOUS INPUT SIGNALS ARE
SYNCHRONIZED BEFORE INTERNAL USE
A
LL LATCHES IMPLEMENTED IN ORIGINAL
8255
DEVICES ARE REPLACED BY EQUIVA-
LENT FLIP
-
FLOP REGISTERS
,
WITH THE SAME
FUNCTIONALITY
APPLICATIONS
Embedded microprocessor boards
Interface to the printer
I/O component to interface peripheral
equipment to the microcomputer system
bus
BLOCK DIAGRAM
Data Bus Buffer–
The Data Bus Buffer is
used to interface the D8255 to the system
data bus. Data is transmitted or received by
the buffer upon execution of input or output
instructions by the CPU. Control words and
status information are also transferred
through the data bus buffer.
Read/Write and Control Logic
- The control
logic block manages all of the internal and
external transfers of both Data and Control or
Status words. It accepts inputs from the CPU
Address and Control busses and in turn, is-
sues commands to both of the Control
Groups A and B.
All trademarks mentioned in this document
are trademarks of their respective owners.
http://www.DigitalCoreDesign.com
http://www.dcd.pl
Copyright 1999-2007 DCD – Digital Core Design. All Rights Reserved.