欢迎访问ic37.com |
会员登录 免费注册
发布采购

DS1100-45 参数 Datasheet PDF下载

DS1100-45图片预览
型号: DS1100-45
PDF下载: 下载PDF文件 查看货源
内容描述: 5抽头经济时序元件延迟线 [5-Tap Economy Timing Element Delay Line]
分类和应用: 延迟线
文件页数/大小: 6 页 / 156 K
品牌: DALLAS [ DALLAS SEMICONDUCTOR ]
 浏览型号DS1100-45的Datasheet PDF文件第1页浏览型号DS1100-45的Datasheet PDF文件第2页浏览型号DS1100-45的Datasheet PDF文件第3页浏览型号DS1100-45的Datasheet PDF文件第4页浏览型号DS1100-45的Datasheet PDF文件第6页  
DS1100
TERMINOLOGY
Period:
The time elapsed between the leading edge of the first pulse and the leading edge of the
following pulse.
t
WI
(Pulse Width):
The elapsed time on the pulse between the 1.5V point on the leading edge and the
1.5V point on the trailing edge, or the 1.5V point on the trailing edge and the 1.5V point on the leading
edge.
t
RISE
(Input Rise Time):
The elapsed time between the 20% and the 80% point on the leading edge of the
input pulse.
t
FALL
(Input Fall Time):
The elapsed time between the 80% and the 20% point on the trailing edge of the
input pulse.
t
PLH
(Time Delay, Rising):
The elapsed time between the 1.5V point on the leading edge of the input
pulse and the 1.5V point on the leading edge of any tap output pulse.
t
PHL
(Time Delay, Falling):
The elapsed time between the 1.5V point on the trailing edge of the input
pulse and the 1.5V point on the trailing edge of any tap output pulse.
TEST SETUP DESCRIPTION
Figure 3 illustrates the hardware configuration used for measuring the timing parameters on the DS1100.
The input waveform is produced by a precision-pulse generator under software control. Time delays are
measured by a time interval counter (20ps resolution) connected between the input and each tap. Each tap
is selected and connected to the counter by a VHF switch control unit. All measurements are fully
automated, with each instrument controlled by a central computer over an IEEE 488 bus.
TEST CONDITIONS INPUT :
Ambient Temperature:
Supply Voltage (V
CC
):
Input Pulse:
Source Impedance:
Rise and Fall Time:
Pulse Width:
Period:
+25°C ±3°C
5.0V ±0.1V
High = 3.0V ±0.1V
Low = 0.0V ±0.1V
50W max
3.0ns max (measured between 0.6V and 2.4V)
500ns (1µs for -500 version)
1µs (2µs for -500 version)
OUTPUT:
Each output is loaded with the equivalent of one 74F04 input gate. Delay is measured at the 1.5V level on
the rising and falling edge.
NOTE:
Above conditions are for test only and do not restrict the operation of the device under other data sheet
conditions.
5 of 6