DS1040-B50 参数 Datasheet PDF下载

DS1040

POWER-UP TIMING DIAGRAM

Figure 3

TEST CIRCUIT

Figure 4

TERMINOLOGY

Period:

The time elapsed between the leading edge of the first trigger pulse and the leading edge of the

following trigger pulse.

t

WIH , WIL , WO

(Pulse Width):

The elapsed time on the pulse between the 1.5V point on the leading edge

and the 1.5V point on the trailing edge, or the 1.5V point on the trailing edge and the 1.5V point on the

leading edge.

5 of 6