欢迎访问ic37.com |
会员登录 免费注册
发布采购

DS1023S-50 参数 Datasheet PDF下载

DS1023S-50图片预览
型号: DS1023S-50
PDF下载: 下载PDF文件 查看货源
内容描述: [Delay Line, Programmable, 1-Func, 1-Tap, CMOS, PDSO16,]
分类和应用: 光电二极管延迟线
文件页数/大小: 16 页 / 259 K
品牌: DALLAS [ DALLAS SEMICONDUCTOR ]
 浏览型号DS1023S-50的Datasheet PDF文件第7页浏览型号DS1023S-50的Datasheet PDF文件第8页浏览型号DS1023S-50的Datasheet PDF文件第9页浏览型号DS1023S-50的Datasheet PDF文件第10页浏览型号DS1023S-50的Datasheet PDF文件第12页浏览型号DS1023S-50的Datasheet PDF文件第13页浏览型号DS1023S-50的Datasheet PDF文件第14页浏览型号DS1023S-50的Datasheet PDF文件第15页  
DS1023  
AC ELECTRICAL CHARACTERISTICS –  
DS1023-050 Delay Specifications  
PARAMETER  
Step Zero Delay  
(TA= 0°C to 70°C; VCC = 5V ±=5%)  
SYMBOL  
MIN  
TYP  
MAX  
UNITS NOTES  
-absolute  
-wrt REF  
Reference Delay  
Delay Step Size  
tD0  
tDREF0  
tREF  
16.5  
-1.5  
18  
22  
0
22  
1.5  
ns  
ns  
ns  
ns  
1, 13  
2, 14  
3, 13  
4
-2  
0
tSTEP  
0.5  
Maximum Delay  
-absolute  
-wrt REF  
Delay Matching, Rising Edge  
to Falling Edge  
tDMAX  
tDREF  
139  
123  
-1  
144  
127.5  
154  
132  
+1  
ns  
ns  
ns  
5, 13  
6, 14  
15  
Integral Non-linearity  
(deviation from straight line)  
OUT Delta Delay  
IN High to PWM High  
Minimum PWM Output  
Pulse Width  
Minimum Input Pulse Width  
Minimum Input Period  
Input Rise and Fall Times  
terr  
tINV0  
tPWM0  
-2  
0
0
1
16.5  
+2  
2
22  
ns  
ns  
ns  
7
8
9, 13  
tPWM  
tWI  
5
20  
40  
0
ns  
ns  
ns  
µs  
10  
11  
12  
16  
tr, tf  
1
AC ELECTRICAL CHARACTERISTICS –  
DS1023-100 Delay Specifications  
PARAMETER  
Step Zero Delay  
(TA = 0°C – 70°C; VCC = 5V ±=5%)  
SYMBOL  
MIN  
TYP  
MAX  
UNITS NOTES  
-absolute  
-wrt REF  
Reference Delay  
Delay Step Size  
tD0  
tDREF0  
tREF  
16.5  
-1.5  
18  
22  
0
22  
1.5  
ns  
ns  
ns  
ns  
1, 13  
2, 14  
3, 13  
4
-2  
0
tSTEP  
1
Maximum Delay  
-absolute  
-wrt REF  
Delay Matching, Rising Edge  
to Falling Edge  
262  
247  
-1  
272  
255  
285  
263  
+1  
ns  
ns  
ns  
5, 13  
6, 14  
15  
tDMAX  
tDREF  
Integral Non-linearity  
(deviation from straight line)  
OUT Delta Delay  
IN High to PWM High  
Minimum PWM Output  
Pulse Width  
Minimum Input Pulse Width  
Minimum Input Period  
Input Rise and Fall Times  
terr  
-4  
0
0
+4  
ns  
7
tINV0  
tPWM0  
1
16.5  
2
22  
ns  
ns  
8
9, 13  
tPWM  
tWI  
5
20  
40  
0
ns  
ns  
ns  
µs  
10  
11  
12  
16  
tr, tf  
1
11 of 16