欢迎访问ic37.com |
会员登录 免费注册
发布采购

CY8C21334-24PVXI 参数 Datasheet PDF下载

CY8C21334-24PVXI图片预览
型号: CY8C21334-24PVXI
PDF下载: 下载PDF文件 查看货源
内容描述: 的PSoC ™混合信号阵列 [PSoC® Mixed-Signal Array]
分类和应用: 多功能外围设备微控制器和处理器外围集成电路光电二极管时钟
文件页数/大小: 43 页 / 1151 K
品牌: CYPRESS [ CYPRESS SEMICONDUCTOR ]
 浏览型号CY8C21334-24PVXI的Datasheet PDF文件第2页浏览型号CY8C21334-24PVXI的Datasheet PDF文件第3页浏览型号CY8C21334-24PVXI的Datasheet PDF文件第4页浏览型号CY8C21334-24PVXI的Datasheet PDF文件第5页浏览型号CY8C21334-24PVXI的Datasheet PDF文件第6页浏览型号CY8C21334-24PVXI的Datasheet PDF文件第7页浏览型号CY8C21334-24PVXI的Datasheet PDF文件第8页浏览型号CY8C21334-24PVXI的Datasheet PDF文件第9页  
CY8C21634, CY8C21534
CY8C21434, CY8C21334, CY8C21234
®
PSoC Mixed-Signal Array
Features
Powerful Harvard Architecture Processor
M8C Processor Speeds to 24 MHz
Low power at high speed
2.4V to 5.25V Operating Voltage
Operating Voltages Down to 1.0V using On-Chip Switch
Mode Pump (SMP)
Industrial Temperature Range: -40°C to +85°C
Advanced Peripherals (PSoC Blocks)
4 Analog Type “E” PSoC Blocks provide:
• 2 Comparators with DAC Refs
• Single or Dual 8-Bit 28 Channel ADC
4 Digital PSoC Blocks provide:
• 8 to 32-Bit Timers, Counters, and PWMs
• CRC and PRS Modules
• Full-Duplex UART, SPI™ Master or Slave
• Connectable to All GPIO Pins
Complex Peripherals by Combining Blocks
Flexible On-Chip Memory
8K Flash Program Storage 50,000 Erase/Write Cycles
512 Bytes SRAM Data Storage
In-System Serial Programming (ISSP™)
Partial Flash Updates
Flexible Protection Modes
EEPROM Emulation in Flash
Complete Development Tools
Free Development Software
(PSoC Designer™)
Full-Featured, In-Circuit Emulator and Programmer
Full Speed Emulation
Complex Breakpoint Structure
128K Trace Memory
Precision, Programmable Clocking
Internal ±2.5% 24/48 MHz Oscillator
Internal Oscillator for Watchdog and Sleep
Programmable Pin Configurations
25 mA Drive on All GPIO
Pull Up, Pull Down, High Z, Strong, or Open Drain Drive
Modes on All GPIO
Up to 8 Analog Inputs on GPIO
Configurable Interrupt on All GPIO
Versatile Analog Mux
Common Internal Analog Bus
Simultaneous Connection of IO Combinations
Capacitive Sensing Application Capability
Additional System Resources
2
I C™ Master, Slave and Multi-Master to 400 kHz
Watchdog and Sleep Timers
User-Configurable Low Voltage Detection
Integrated Supervisory Circuit
On-Chip Precision Voltage Reference
Block Diagram
Cypress Semiconductor Corporation
Document Number: 38-12025 Rev. *M
198 Champion Court
San Jose
,
CA 95134-1709
408-943-2600
Revised April 18, 2008