欢迎访问ic37.com |
会员登录 免费注册
发布采购

CY8C27443-24PVXIT 参数 Datasheet PDF下载

CY8C27443-24PVXIT图片预览
型号: CY8C27443-24PVXIT
PDF下载: 下载PDF文件 查看货源
内容描述: PSoC混合信号阵列 [PSoC Mixed Signal Array]
分类和应用:
文件页数/大小: 44 页 / 543 K
品牌: CYPRESS [ CYPRESS SEMICONDUCTOR ]
 浏览型号CY8C27443-24PVXIT的Datasheet PDF文件第1页浏览型号CY8C27443-24PVXIT的Datasheet PDF文件第2页浏览型号CY8C27443-24PVXIT的Datasheet PDF文件第4页浏览型号CY8C27443-24PVXIT的Datasheet PDF文件第5页浏览型号CY8C27443-24PVXIT的Datasheet PDF文件第6页浏览型号CY8C27443-24PVXIT的Datasheet PDF文件第7页浏览型号CY8C27443-24PVXIT的Datasheet PDF文件第8页浏览型号CY8C27443-24PVXIT的Datasheet PDF文件第9页  
CY8C27x43 Final Data Sheet
PSoC™ Overview
Analog blocks are provided in columns of three, which includes
one CT (Continuous Time) and two SC (Switched Capacitor)
blocks, as shown in the figure below.
P0[7]
P0[5]
P0[3]
P0[1]
AGNDIn RefIn
Additional System Resources
System Resources, some of which have been previously listed,
provide additional capability useful to complete systems. Addi-
tional resources include a multiplier, decimator, switch mode
pump, low voltage detection, and power on reset. Brief state-
ments describing the merits of each system resource are pre-
sented below.
P0[6]
P0[4]
P0[2]
P0[0]
P2[6]
Digital clock dividers provide three customizable clock fre-
quencies for use in applications. The clocks can be routed to
both the digital and analog systems. Additional clocks can be
generated using digital PSoC blocks as clock dividers.
A multiply accumulate (MAC) provides a fast 8-bit multiplier
with 32-bit accumulate, to assist in both general math as well
as digital filters.
The decimator provides a custom hardware filter for digital
signal processing applications including the creation of Delta
Sigma ADCs.
The I2C module provides 100 and 400 kHz communication
over two wires. Slave, master, and multi-master modes are
all supported.
Low Voltage Detection (LVD) interrupts can signal the appli-
cation of falling voltage levels, while the advanced POR
(Power On Reset) circuit eliminates the need for a system
supervisor.
An internal 1.3V reference provides an absolute reference for
the analog system, including ADCs and DACs.
An integrated switch mode pump (SMP) generates normal
operating voltages from a single 1.2V battery cell, providing a
low cost boost converter.
P2[3]
P2[4]
P2[2]
P2[0]
P2[1]
Array Input Configuration
ACI0[1:0]
ACI1[1:0]
ACI2[1:0]
ACI3[1:0]
Block Array
ACB00
ASC10
ASD20
ACB01
ASD11
ASC21
ACB02
ASC12
ASD22
ACB03
ASD13
ASC23
PSoC Device Characteristics
Depending on your PSoC device characteristics, the digital and
analog systems can have 16, 8, or 4 digital blocks and 12, 6, or
3 analog blocks. The following table lists the resources
available for specific PSoC device groups. The PSoC device
covered by this data sheet is shown in the second row of the
table.
PSoC Device Characteristics
Analog
Columns
Analog
Outputs
Analog
Inputs
Analog Reference
Interface to
Digital System
RefHi
RefLo
AGND
Reference
Generators
AGNDIn
RefIn
Bandgap
M8C Interface (Address Bus, Data Bus, Etc.)
PSoC Part
Number
Analog System Block Diagram
CY8C29x66
CY8C27x43
CY8C24x23
CY8C24x23A
CY8C22x13
up to
64
up to
44
up to
24
up to
24
up to
16
4
2
1
1
1
16
8
4
4
4
12
12
12
12
8
4
4
2
2
1
4
4
2
2
1
August 3, 2004
Document No. 38-12012 Rev. *I
Analog
Blocks
Digital
Blocks
Digital
IO
Digital
Rows
12
12
6
6
3
3