欢迎访问ic37.com |
会员登录 免费注册
发布采购

CY7C68013A-56LTXC 参数 Datasheet PDF下载

CY7C68013A-56LTXC图片预览
型号: CY7C68013A-56LTXC
PDF下载: 下载PDF文件 查看货源
内容描述: EZ- USB FX2LP ™ USB微控制器,高速USB外设控制器 [EZ-USB FX2LP? USB Microcontroller High Speed USB Peripheral Controller]
分类和应用: 微控制器外围集成电路数据传输时钟
文件页数/大小: 62 页 / 1809 K
品牌: CYPRESS [ CYPRESS SEMICONDUCTOR ]
 浏览型号CY7C68013A-56LTXC的Datasheet PDF文件第1页浏览型号CY7C68013A-56LTXC的Datasheet PDF文件第3页浏览型号CY7C68013A-56LTXC的Datasheet PDF文件第4页浏览型号CY7C68013A-56LTXC的Datasheet PDF文件第5页浏览型号CY7C68013A-56LTXC的Datasheet PDF文件第6页浏览型号CY7C68013A-56LTXC的Datasheet PDF文件第7页浏览型号CY7C68013A-56LTXC的Datasheet PDF文件第8页浏览型号CY7C68013A-56LTXC的Datasheet PDF文件第9页  
CY7C68013A, CY7C68014A
CY7C68015A, CY7C68016A
Logic Block Diagram
24 MHz
Ext. XTAL
High performance micro
using standard tools
with lower-power options
Address (16)
Data (8)
FX2LP
Address (16) / Data Bus (8)
VCC
x20
PLL
/0.5
/1.0
/2.0
8051 Core
12/24/48 MHz,
four clocks/cycle
Master
Additional I/Os (24)
I
2
C
1.5k
connected for
full speed
D+
D–
Integrated
full speed and
high speed
XCVR
USB
2.0
XCVR
CY
Smart
USB
1.1/2.0
Engine
16 KB
RAM
Abundant I/O
including two USARTS
General
programmable I/F
to ASIC/DSP or bus
standards such as
ATAPI, EPP, etc.
ADDR (9)
GPIF
ECC
RDY (6)
CTL (6)
4 kB
FIFO
8/16
Up to 96 MBytes/s
burst rate
Enhanced USB core
Simplifies 8051 code
“Soft Configuration”
Easy firmware changes
FIFO and endpoint memory
(master or slave operation)
1.1 Features (CY7C68013A/14A only)
CY7C68014A: Ideal for Battery Powered Applications
Suspend current: 100
μA
(typ)
CY7C68013A: Ideal for Non-battery Powered Applications
Suspend current: 300
μA
(typ)
Available in Five Pb-free Packages with Up to 40 GPIOs
128-pin TQFP (40 GPIOs), 100-pin TQFP (40 GPIOs), 56-pin
QFN (24 GPIOs), 56-pin SSOP (24 GPIOs), and 56-pin VF-
BGA (24 GPIOs)
Cypress has created a cost effective solution that provides
superior time-to-market advantages with low power to enable
bus powered applications.
The ingenious architecture of FX2LP results in data transfer
rates of over 53 Mbytes per second, the maximum allowable
USB 2.0 bandwidth, while still using a low cost 8051 microcon-
troller in a package as small as a 56 VFBGA (5 mm x 5 mm).
Because it incorporates the USB 2.0 transceiver, the FX2LP is
more economical, providing a smaller footprint solution than
USB 2.0 SIE or external transceiver implementations. With
EZ-USB FX2LP, the Cypress Smart SIE handles most of the
USB 1.1 and 2.0 protocol in hardware, freeing the embedded
microcontroller for application specific functions and decreasing
development time to ensure USB compatibility.
The General Programmable Interface (GPIF) and Master/Slave
Endpoint FIFO (8-bit or 16-bit data bus) provides an easy and
glueless interface to popular interfaces such as ATA, UTOPIA,
EPP, PCMCIA, and most DSP/processors.
The FX2LP draws less current than the FX2 (CY7C68013), has
double the on-chip code/data RAM, and is fit, form and function
compatible with the 56, 100, and 128 pin FX2.
Five packages are defined for the family: 56VFBGA, 56 SSOP,
56 QFN, 100 TQFP, and 128 TQFP.
1.2 Features (CY7C68015A/16A only)
CY7C68016A: Ideal for Battery Powered Applications
Suspend current: 100
μA
(typ)
CY7C68015A: Ideal for Non-battery Powered Applications
Suspend current: 300
μA
(typ)
Available in Pb-free 56-pin QFN Package (26 GPIOs)
Two more GPIOs than CY7C68013A/14A enabling additional
features in same footprint
Cypress’s EZ-USB FX2LP™ (CY7C68013A/14A) is a low power
version of the EZ-USB FX2™ (CY7C68013), which is a highly
integrated, low power USB 2.0 microcontroller. By integrating the
USB 2.0 transceiver, serial interface engine (SIE), enhanced
8051 microcontroller, and a programmable peripheral interface
in a single chip,
Document #: 38-08032 Rev. *M
Page 2 of 62