欢迎访问ic37.com |
会员登录 免费注册
发布采购

CY7C68013A-56LFXC 参数 Datasheet PDF下载

CY7C68013A-56LFXC图片预览
型号: CY7C68013A-56LFXC
PDF下载: 下载PDF文件 查看货源
内容描述: EZ- USB FX2LP USB微控制器 [EZ-USB FX2LP USB Microcontroller]
分类和应用: 微控制器
文件页数/大小: 56 页 / 1867 K
品牌: CYPRESS [ CYPRESS ]
 浏览型号CY7C68013A-56LFXC的Datasheet PDF文件第16页浏览型号CY7C68013A-56LFXC的Datasheet PDF文件第17页浏览型号CY7C68013A-56LFXC的Datasheet PDF文件第18页浏览型号CY7C68013A-56LFXC的Datasheet PDF文件第19页浏览型号CY7C68013A-56LFXC的Datasheet PDF文件第21页浏览型号CY7C68013A-56LFXC的Datasheet PDF文件第22页浏览型号CY7C68013A-56LFXC的Datasheet PDF文件第23页浏览型号CY7C68013A-56LFXC的Datasheet PDF文件第24页  
CY7C68013A/CY7C68014A  
CY7C68015A/CY7C68016A  
4.1  
CY7C68013A/15A Pin Descriptions  
[10]  
Table 4-1. FX2LP Pin Descriptions  
128 100 56 56  
TQFP TQFP SSOP QFN  
Name  
AVCC  
Type  
Default  
Description  
10  
9
10  
3
7
6
Power  
N/A  
Analog VCC. Connect this pin to 3.3V power source.  
This signal provides power to the analog section of the  
chip.  
17  
16  
14  
AVCC  
AGND  
Power  
N/A  
Analog VCC. Connect this pin to 3.3V power source.  
This signal provides power to the analog section of the  
chip.  
13  
20  
12  
19  
13  
17  
Ground  
Ground  
N/A  
N/A  
Analog Ground. Connecttoground with asshort apath  
as possible.  
10 AGND  
Analog Ground. Connecttoground with asshort apath  
as possible.  
19  
18  
18  
17  
16  
15  
9
8
DMINUS  
I/O/Z  
I/O/Z  
Z
Z
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
Z
Z
Z
Z
Z
Z
Z
Z
H
USB D– Signal. Connect to the USB D– signal.  
USB D+ Signal. Connect to the USB D+ signal.  
DPLUS  
A0  
94  
Output  
Output  
Output  
Output  
Output  
Output  
Output  
Output  
Output  
Output  
Output  
Output  
Output  
Output  
Output  
Output  
I/O/Z  
8051 Address Bus. This bus is driven at all times.  
When the 8051 is addressing internal RAM it reflects  
the internal address.  
95  
A1  
96  
A2  
97  
A3  
117  
118  
119  
120  
126  
127  
128  
21  
A4  
A5  
A6  
A7  
A8  
A9  
A10  
A11  
A12  
A13  
A14  
A15  
D0  
22  
23  
24  
25  
59  
8051 Data Bus. This bidirectional bus is high-  
impedance when inactive, input for bus reads, and  
output for bus writes. The data bus is used for external  
8051 program and data memory. The data bus is active  
only for external bus accesses, and is driven LOW in  
suspend.  
60  
D1  
I/O/Z  
61  
D2  
I/O/Z  
62  
D3  
I/O/Z  
63  
D4  
I/O/Z  
86  
D5  
I/O/Z  
87  
D6  
I/O/Z  
88  
D7  
I/O/Z  
39  
PSEN#  
Output  
Program Store Enable. This active-LOW signal  
indicates an 8051 code fetch from external memory. It  
is active for program memory fetches from  
0x4000–0xFFFF when the EA pin is LOW, or from  
0x0000–0xFFFF when the EA pin is HIGH.  
Note:  
10. Unused inputs should not be left floating. Tie either HIGH or LOW as appropriate. Outputs should only be pulled up or down to ensure signals at power-up and  
in standby. Note also that no pins should be driven while the device is powered down.  
Document #: 38-08032 Rev. *G  
Page 20 of 55