CY7C68013A/CY7C68014A
CY7C68015A/CY7C68016A
2
to increased internal memory) is required for more information
about migrating from EZ-USB FX2 to EZ-USB FX2LP, please
see further details in the application note titled Migrating from
EZ-USB FX2 to EZ-USB FX2LP, which is available on the
Cypress Website.
3.18
I C Controller
2
FX2LP has one I C port that is driven by two internal
controllers, one that automatically operates at boot time to
load VID/PID/DID and configuration information, and another
that the 8051, once running, uses to control external I C
devices. The I C port operates in master mode only.
2
2
Table 3-9. Part Number Conversion Table
EZ-USB FX2
Part Number
EZ-USB FX2LP
Part Number
Package
Description
2
3.18.1 I C Port Pins
2
The I C- pins SCL and SDA must have external 2.2-kΩ pull-
CY7C68013-
56PVC
CY7C68013A-56PVXC or 56-pin SSOP
CY7C68014A-56PVXC
up resistors even if no EEPROM is connected to the FX2LP.
External EEPROM device address pins must be configured
properly. See Table 3-8 for configuring the device address
pins.
CY7C68013- CY7C68013A-56PVXCT or 56-pin SSOP
56PVCT
CY7C68014A-56PVXCT – Tape and
Reel
Table 3-8. Strap Boot EEPROM Address Lines to These
Values
CY7C68013-
56LFC
CY7C68013A-56LFXC or 56-pin QFN
CY7C68014A-56LFXC
CY7C68013-
100AC
CY7C68013A-100AXC or 100-pinTQFP
CY7C68014A-100AXC
Bytes
16
Example EEPROM
A2
N/A
0
A1
N/A
0
A0
N/A
0
[9]
24LC00
CY7C68013-
128AC
CY7C68013A-128AXC or 128-pinTQFP
CY7C68014A-128AXC
128
256
4K
24LC01
24LC02
24LC32
24LC64
24LC128
0
0
0
0
0
1
3.20
CY7C68013A/14A and CY7C68015A/16A
Differences
8K
0
0
1
16K
0
0
1
CY7C68013A is identical to CY7C68014A in form, fit, and
functionality. CY7C68015A is identical to CY7C68016A in
form, fit, and functionality. CY7C68014A and CY7C68016A
have a lower suspend current than CY7C68013A and
CY7C68015A respectively. CY7C68014A and CY7C68016A
have a lower suspend current than CY7C68013A and
CY7C68015A respectively: hence are ideal for power-
sensitive battery applications.
2
3.18.2 I C Interface Boot Load Access
2
At power-on reset the I C interface boot loader will load the
VID/PID/DID configuration bytes and up to 16 KBytes of
program/data. The available RAM spaces are 16 KBytes from
0x0000–0x3FFF and 512 bytes from 0xE000–0xE1FF. The
2
8051 will be in reset. I C interface boot loads only occur after
CY7C68015A and CY7C68016A are available in 56-pin QFN
package only. Two additional GPIO signals are available on
the CY7C68015A and CY7C68016A to provide more flexibility
when neither IFCLK or CLKOUT are needed in the 56-pin
package. The USB developers who want to convert their FX2
56-pin application to a bus-powered system will directly benefit
from these additional signals. The two GPIOs will give these
developers the signals they need for the power control circuitry
of their bus-powered application without pushing them to a
high-pincount version of FX2LP. The CY7C68015A is only
available in the 56-pin QFN package
power-on reset.
2
3.18.3 I C Interface General-Purpose Access
2
The 8051 can control peripherals connected to the I C bus
using the I2CTL and I2DAT registers. FX2LP provides I C
master control only, it is never an I C slave.
2
2
3.19
Compatible with Previous Generation
EZ-USB FX2
The EZ-USB FX2LP is form/fit and with minor exceptions
functionally compatible with its predecessor, the EZ-USB FX2.
This makes for an easy transition for designers wanting to
upgrade their systems from the FX2 to the FX2LP. The pinout
and package selection are identical, and the vast majority of
firmware previously developed for the FX2 will function in the
FX2LP.
Table 3-10. CY7C68013A/14A and CY7C68015A/16A pin
differences
CY7C68013A/CY7C68014A CY7C68015A/CY7C68016A
IFCLK
PE0/T0OUT
PE1/T1OUT
CLKOUT
For designers migrating from the FX2 to the FX2LP a change
in the bill of material and review of the memory allocation (due
Note:
9. This EEPROM does not have address pins.
Document #: 38-08032 Rev. *G
Page 13 of 55
CYPRESS [ CYPRESS ]
