CY7C419/21/25/29/33
Logic Block Diagram
DATA INPUTS
(D0–D 8)
Pin Configurations
PLCC/LCC
Top View
D
3
D
8
W
NC
V
cc
D
4
D
5
4 3 2 1 323130
D
2
5
29
D
1
6
28
D
0
7
27
XI 8
26
7C419
FF 9
7C421/5/9 25
7C433
Q
0
10
24
Q
1
11
23
NC 12
22
Q
2
13
21
14 15 1617 181920
Q
3
Q
8
GND
NC
R
Q
4
Q
5
W
D
8
D
3
D
2
D
1
D
0
XI
FF
Q
0
Q
1
Q
2
Q
3
Q
8
GND
DIP
Top View
28
1
27
2
26
3
4
25
5
24
7C419
6 7C420/1 23
7 7C424/5 22
8 7C428/9 21
7C432/3
9
20
10
19
11
18
12
17
13
16
15
14
Vcc
D
4
D
5
D
6
D
7
FL/RT
MR
EF
XO/HF
Q
7
Q
6
Q
5
Q
4
R
C420–3
W
WRITE
CONTROL
WRITE
POINTER
RAM ARRAY
256 x 9
512 x 9
1024x 9
2048x 9
4096x 9
READ
POINTER
D
6
D
7
NC
FL/RT
MR
EF
XO/HF
Q
7
Q
6
C420–2
THREE-
STATE
BUFFERS
DATA OUTPUTS
(Q0–Q 8)
R
READ
CONTROL
FLAG
LOGIC
RESET
LOGIC
MR
FL/RT
TQFP
Top View
D
3
D
8
W
V
CC
D
4
D
2
EF
FF
32 3130 29 28 27 26 25
D
1
D
0
NC
NC
XI
FF
Q
0
Q
1
1
2
3
4
5
6
7
8
24
23
22
21
20
19
18
17
D
5
D
6
D
7
FL/RT
NC
NC
MR
EF
XO/HF
Q
7
XI
EXPANSION
LOGIC
XO/HF
C420–1
7C419
7C421/5/9
7C433
9 10 11 12 13 14 15 16
C420–4
Q
2
Q
3
Q
8
GND
R
Q
4
Q
5
Q
6
Selection Guide
256 x 9
512 x 9 (600-mil only)
512 x 9
1K x 9 (600-mil only)
1K x 9
2K x 9 (600-mil only)
2K x 9
4K x 9 (600-mil only)
4K x 9
Frequency (MHz)
Maximum Access Time (ns)
I
CC1
(mA)
7C433–10
50
10
35
[1]
7C419–10
7C421–10
7C425–10
7C429–10
7C419–15
7C420–20
7C421–15
7C425–15
7C429–15
7C433–15
40
15
35
7C421–20
7C424–20
7C425–20
7C428–20
7C429–20
7C433–20
33.3
20
35
7C429–25
7C432–25
7C433–25
28.5
25
35
7C420–25
7C421–25
7C424–25
7C425–25
7C419–30
7C421–30
7C424–30
7C425–30
7C429–30
7C433–30
25
30
35
7C419–40
7C420–40
7C421–40
7C424–40
7C425–40
7C429–40
7C432–40
7C433–40
20
40
35
7C433–65
12.5
65
35
7C420–65
7C421–65
7C424–65
7C425–65
7C428–65
7C429–65
Maximum Rating
DC Voltage Applied to Outputs
in High Z State................................................–0.5V to +7.0V
DC Input Voltage ............................................–0.5V to +7.0V
Power Dissipation.......................................................... 1.0W
Output Current, into Outputs (LOW)............................ 20 mA
Static Discharge Voltage ........................................... >2000V
(per MIL–STD–883, Method 3015)
Latch-Up Current..................................................... >200 mA
(Above which the useful life may be impaired. For user guide-
lines, not tested.)
Storage Temperature .................................–65
°
C to +150
°
C
Ambient Temperature with
Power Applied.............................................–55
°
C to +125
°
C
Supply Voltage to Ground Potential ............... –0.5V to +7.0V
Note:
1. Single Power Supply: The voltage on any input or I/O pin can not exceed the power pin during power-up.
Document #: 38-06001 Rev. *A
Page 2 of 22
CYPRESS [ CYPRESS SEMICONDUCTOR ]
