欢迎访问ic37.com |
会员登录 免费注册
发布采购

CY7C1380C-133AC 参数 Datasheet PDF下载

CY7C1380C-133AC图片预览
型号: CY7C1380C-133AC
PDF下载: 下载PDF文件 查看货源
内容描述: 18 -MB ( 512K ×36 / 1M ×18 )流水线SRAM [18-Mb (512K x 36/1M x 18) Pipelined SRAM]
分类和应用: 静态存储器
文件页数/大小: 36 页 / 793 K
品牌: CYPRESS [ CYPRESS SEMICONDUCTOR ]
 浏览型号CY7C1380C-133AC的Datasheet PDF文件第2页浏览型号CY7C1380C-133AC的Datasheet PDF文件第3页浏览型号CY7C1380C-133AC的Datasheet PDF文件第4页浏览型号CY7C1380C-133AC的Datasheet PDF文件第5页浏览型号CY7C1380C-133AC的Datasheet PDF文件第6页浏览型号CY7C1380C-133AC的Datasheet PDF文件第7页浏览型号CY7C1380C-133AC的Datasheet PDF文件第8页浏览型号CY7C1380C-133AC的Datasheet PDF文件第9页  
CY7C1380C
CY7C1382C
18-Mb (512K x 36/1M x 18) Pipelined SRAM
Features
• Supports bus operation up to 250 MHz
• Available speed grades are 250, 225, 200,166 and
133MHz
• Registered inputs and outputs for pipelined operation
• 3.3V core power supply
• 2.5V / 3.3V I/O operation
• Fast clock-to-output times
— 2.6 ns (for 250-MHz device)
— 2.8 ns (for 225-MHz device)
— 3.0 ns (for 200-MHz device)
— 3.4 ns (for 166-MHz device)
— 4.2 ns (for 133-MHz device)
• Provide high-performance 3-1-1-1 access rate
User-selectable burst counter supporting Intel
®
Pentium interleaved or linear burst sequences
• Separate processor and controller address strobes
• Synchronous self-timed writes
• Asynchronous output enable
• Single Cycle Chip Deselect
• Offered in JEDEC-standard 100-pin TQFP, 119-ball BGA
and 165-Ball fBGA packages
• IEEE 1149.1 JTAG-Compatible Boundary Scan
• “ZZ” Sleep Mode Option
Functional Description
The CY7C1380C/CY7C1382C SRAM integrates 524,288 x 36
and 1,048,576 x 18 SRAM cells with advanced synchronous
peripheral circuitry and a two-bit counter for internal burst
operation. All synchronous inputs are gated by registers
controlled by a positive-edge-triggered Clock Input (CLK). The
synchronous inputs include all addresses, all data inputs,
address-pipelining Chip Enable (CE
1
), depth-expansion Chip
Enables (CE
2
and CE
3 [2]
), Burst Control inputs (ADSC, ADSP,
and ADV), Write Enables (BW
X
, and BWE), and Global Write
(GW). Asynchronous inputs include the Output Enable (OE)
and the ZZ pin.
Addresses and chip enables are registered at rising edge of
clock when either Address Strobe Processor (ADSP) or
Address Strobe Controller (ADSC) are active. Subsequent
burst addresses can be internally generated as controlled by
the Advance pin (ADV).
Address, data inputs, and write controls are registered on-chip
to initiate a self-timed Write cycle.This part supports Byte Write
operations (see Pin Descriptions and Truth Table for further
details). Write cycles can be one to two or four bytes wide as
controlled by the byte write control inputs. GW when active
LOW causes all bytes to be written.
The CY7C1380C/CY7C1382C operates from a +3.3V core
power supply while all outputs may operate with either a +2.5
or +3.3V supply. All inputs and outputs are JEDEC-standard
JESD8-5-compatible.
Selection Guide
250 MHz
Maximum Access Time
Maximum Operating Current
Maximum CMOS Standby Current
2.6
350
70
225 MHz
2.8
325
70
200 MHz
3.0
300
70
167 MHz
3.4
275
70
133 MHz
4.2
245
70
Unit
ns
mA
mA
Shaded areas contain advance information.
Please contact your local Cypress sales representative for availability of these parts.
Notes:
1. For best–practices recommendations, please refer to the Cypress application note
System Design Guidelines
on www.cypress.com.
2. CE
3
, CE
2
are for TQFP and 165 fBGA package only. 119 BGA is offered only in 1 Chip Enable.
Cypress Semiconductor Corporation
Document #: 38-05237 Rev. *D
3901 North First Street
San Jose
,
CA 95134
408-943-2600
Revised February 26, 2004