欢迎访问ic37.com |
会员登录 免费注册
发布采购

CY7C1061AV33-10ZXC 参数 Datasheet PDF下载

CY7C1061AV33-10ZXC图片预览
型号: CY7C1061AV33-10ZXC
PDF下载: 下载PDF文件 查看货源
内容描述: 16兆位( 1M ×16 )静态RAM [16-Mbit (1M x 16) Static RAM]
分类和应用:
文件页数/大小: 10 页 / 642 K
品牌: CYPRESS [ CYPRESS SEMICONDUCTOR ]
 浏览型号CY7C1061AV33-10ZXC的Datasheet PDF文件第2页浏览型号CY7C1061AV33-10ZXC的Datasheet PDF文件第3页浏览型号CY7C1061AV33-10ZXC的Datasheet PDF文件第4页浏览型号CY7C1061AV33-10ZXC的Datasheet PDF文件第5页浏览型号CY7C1061AV33-10ZXC的Datasheet PDF文件第6页浏览型号CY7C1061AV33-10ZXC的Datasheet PDF文件第7页浏览型号CY7C1061AV33-10ZXC的Datasheet PDF文件第8页浏览型号CY7C1061AV33-10ZXC的Datasheet PDF文件第9页  
CY7C1061AV33
Document History Page
Document Title: CY7C1061AV33 16-Mbit (1M x 16) Static RAM
Document Number: 38-05256
REV.
**
*A
*B
ECN NO.
113725
117058
117989
Issue
Date
03/28/02
07/31/02
08/30/02
Orig. of
Change
NSL
DFP
DFP
New Data Sheet
Removed 15-ns bin
Added 8-ns bin
Changed Icc for 8, 10, 12 bins
t
power
changed from 1
µs
to 1 ms.
Load Cap Comment changed (for Tx line load)
t
SD
changed to 5.5 ns for the 10-ns bin
Changed some 8-ns bin numbers (t
HZ
, t
DOE
, t
DBE
)
Removed hz<lz comments from data sheet
Final data sheet
Added note 3 to “AC Test Loads and Waveforms” and note 7 to t
pu
and t
pd
Updated Input/Output Caps (for 48BGA only) to 8 pF/10 pF and for the
54-pin TSOP to 6/8 pF
Changed ISB1 from 100 mA to 70 mA
Shaded fBGA production ordering information
Corrected Block Diagram on page #1
Removed 8 ns speed bin
Changed 48-Ball FBGA to 60-Ball FBGA in Pin Configuration
Included Note #1 and 2 on page #2
Changed the description of I
IX
from Input Load Current to Input Leakage
Current in DC Electrical Characteristics table
Updated the Ordering Information Table
Updated FBGA Pin Configuration
Updated Ordering Information table
Updated Ordering Information table
Description of Change
*C
120383
11/06/02
DFP
*D
*E
124439
492137
2/25/03
See ECN
MEG
NXR
*F
*G
508117
877322
See ECN
See ECN
NXR
VKN
Document #: 38-05256 Rev. *G
Page 10 of 10