欢迎访问ic37.com |
会员登录 免费注册
发布采购

CY62137VLL-70ZI 参数 Datasheet PDF下载

CY62137VLL-70ZI图片预览
型号: CY62137VLL-70ZI
PDF下载: 下载PDF文件 查看货源
内容描述: 2兆位( 128K ×16 )静态RAM [2-Mbit (128K x 16) Static RAM]
分类和应用:
文件页数/大小: 11 页 / 215 K
品牌: CYPRESS [ CYPRESS SEMICONDUCTOR ]
 浏览型号CY62137VLL-70ZI的Datasheet PDF文件第3页浏览型号CY62137VLL-70ZI的Datasheet PDF文件第4页浏览型号CY62137VLL-70ZI的Datasheet PDF文件第5页浏览型号CY62137VLL-70ZI的Datasheet PDF文件第6页浏览型号CY62137VLL-70ZI的Datasheet PDF文件第8页浏览型号CY62137VLL-70ZI的Datasheet PDF文件第9页浏览型号CY62137VLL-70ZI的Datasheet PDF文件第10页浏览型号CY62137VLL-70ZI的Datasheet PDF文件第11页  
CY62137V MoBL
Switching Waveforms
(continued)
Write Cycle No. 1 (WE Controlled)
ADDRESS
[10, 15, 16]
t
WC
CE
t
AW
WE
t
SA
t
PWE
t
HA
BHE/BLE
t
BW
OE
t
SD
DATA I/O
NOTE 17
t
HZOE
[10, 15, 16]
t
HD
DATA
IN
VALID
Write Cycle No. 2 (CE Controlled)
t
WC
ADDRESS
CE
t
SA
t
AW
t
BW
t
HA
t
SCE
BHE/BLE
WE
t
PWE
t
SD
t
HD
DATA I/O
Notes:
15. Data I/O is high-impedance if OE = V
IH
.
16. If CE goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.
17. During this period, the I/Os are in output state and input signals should not be applied.
DATA VALID
IN
Document #: 38-05051 Rev. *B
Page 7 of 11