欢迎访问ic37.com |
会员登录 免费注册
发布采购

CG7C324-A15JCT 参数 Datasheet PDF下载

CG7C324-A15JCT图片预览
型号: CG7C324-A15JCT
PDF下载: 下载PDF文件 查看货源
内容描述: [OT PLD, 15ns, CMOS, PQCC28, PLASTIC, LCC-28]
分类和应用: 时钟输入元件可编程逻辑
文件页数/大小: 14 页 / 518 K
品牌: CYPRESS [ CYPRESS SEMICONDUCTOR ]
 浏览型号CG7C324-A15JCT的Datasheet PDF文件第2页浏览型号CG7C324-A15JCT的Datasheet PDF文件第3页浏览型号CG7C324-A15JCT的Datasheet PDF文件第4页浏览型号CG7C324-A15JCT的Datasheet PDF文件第5页浏览型号CG7C324-A15JCT的Datasheet PDF文件第6页浏览型号CG7C324-A15JCT的Datasheet PDF文件第7页浏览型号CG7C324-A15JCT的Datasheet PDF文件第8页浏览型号CG7C324-A15JCT的Datasheet PDF文件第9页  
PLDC20RA10
Reprogrammable Asynchronous
CMOS Logic Device
1PLDC20RA10
Features
Advanced-user programmable macrocell
CMOS EPROM technology for reprogrammability
Up to 20 input terms
10 programmable I/O macrocells
Output macrocell programmable as combinatorial or
asynchronous D-type registered output
Product-term control of register clock, reset and set and
output enable
Register preload and power-up reset
Four data product terms per output macrocell
Fast
— Commercial
t
PD
= 15 ns
t
CO
= 15 ns
t
SU
= 7 ns
— I
CC
max = 85 mA (Military)
High reliability
— Proven EPROM technology
— >2001V input protection
— 100% programming and functional testing
Windowed DIP, windowed LCC, DIP, LCC, PLCC avail-
able
Functional Description
The Cypress PLDC20RA10 is a high-performance, sec-
ond-generation programmable logic device employing a flexi-
ble macrocell structure that allows any individual output to be
configured independently as a combinatorial output or as a
fully asynchronous D-type registered output.
The Cypress PLDC20RA10 provides lower-power operation
with superior speed performance than functionally equivalent
bipolar devices through the use of high-performance 0.8-mi-
cron CMOS manufacturing technology.
The PLDC20RA10 is packaged in a 24 pin 300-mil molded
DIP, a 300-mil windowed cerDIP, and a 28-lead square lead-
less chip carrier, providing up to 20 inputs and 10 outputs.
When the windowed device is exposed to UV light, the 20RA10
is erased and can then be reprogrammed.
— Military
t
PD
= 20 ns
t
CO
= 20 ns
t
SU
= 10 ns
• Low power
— I
CC
max - 80 mA (Commercial)
Logic Block Diagram
V
SS
12
I9
11
I8
10
I7
9
I6
8
I5
7
I4
6
I3
5
I2
4
I1
3
I0
2
PL
1
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
MACROCELL MACROCELL MACROCELL MACROCELL MACROCELL MACROCELL MACROCELL MACROCELL MACROCELL MACROCELL
13
OE
14
I/O
9
15
I/O
8
16
I/O
7
17
I/O
6
18
I/O
5
19
I/O
4
20
I/O
3
21
I/O
2
22
I/O
1
23
I/O
0
RA10–1
24
V
CC
Cypress Semiconductor Corporation
Document #: 38-03012 Rev. **
3901 North First Street
San Jose
CA 95134 • 408-943-2600
Revised March 26, 1997