C9836AY 参数 Datasheet PDF下载

+/+

Preliminary

Product Features

•

•

•

•

•

•

…when timing is critical

C9836

•

•

•

•

•

•

3- 3V66 Clocks (66.6MHz, 3.3V) ICH, HUBLINK

and AGP memory

Power management using Power Down , CPU Stop

and PCI Stop pins

3 Function Select pins (include test-mode select)

IMI Spread Spectrum for best EMI reduction

2

I C Support with read back

48 Pin SSOP and TSSOP Package

Low EMI Clock Generator for Intel

®

Mobile 133MHz/2 SO-DIMM Chipset Systems

Meets Intel’s Mobile 133.3MHz Chipset

2-CPU Clocks (66.6/100/133.3MHz, 2.5V)

4-SDRAM Clocks, 1-DCLK (100/133.3MHz, 3.3V)

7-PCI Clocks, One Free Running

3-REF Clocks

1-48MHz fixed non SSCG Clock (DOT)

Function Table (MHz)

TEST#

0

0

1

1

1

1

SEL1

X

X

0

0

1

1

SEL0

0

1

0

1

0

1

CPU(0,1)

Hi-Z

TCLK/2

66.6

100.0

133.3

133.3

SDRAM(0:3),

DCLK

Hi-Z

TCLK/2

100.0*

100.0*

133.3

100.0*

3V66(0:2)

Hi-Z

TCLK/3

66.6

66.6

66.6

66.6

PCI(F,1:7)

Hi-Z

TCLK/6

33.3

33.3

33.3

33.3

48M_DOT

Hi-Z

TCLK/2

48

48

48

48

REF(0:2)

Hi-Z

TCLK

14.318

14.318

14.318

14.318

NOTE:

These are the frequencies that are selectable after power up using the SEL1 and SEL0 hardware pins. Other frequencies may be chosen

2

using the devices I C interface. See the expanded frequency for a complete listing of all of the availible frequencies.

2

*Will be set to 133MHz when I C Byte3, Bit 0 is set to logic 1.

Table 1

Block Diagram

XIN

36pF

Pin Configuration

VDD

XIN

XOUT

VSS

VSS

3V660

3V661

3V662

VDD

PCI_STP#

SEL1/PCI_F

PCI1

VSS

PCI2

PCI3

VDDP

PCI4

PCI5

PCI6

PCI7

AVDD

VSS

VSS

48M_DOT

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

48

47

46

45

44

43

42

41

40

39

38

37

36

35

34

33

32

31

30

29

28

27

26

25

SEL0/REF0

VSS

REF1

REF2

VDD

CPU0

VDDC

CPU1

VSS

VSS

SDRAM0

SDRAM1

VDDS

SDRAM2

SDRAM3

VSS

DCLK

VDDS

CPU_STP#

TEST#

PD#

SCLK

SDATA

VDD

36pF

XOUT

1

VDD

2

REF(1,2)

VDD

SEL0/REF0

VDDC

cpu

Rin

VDDS

sdram

TEST#

tristate

s0

s1

pd#

PCI_STP#

CPU_STP#

i2c-clk

i2c-data

PLL1

Rin

PD#

SCLK

SDATA

i2c-clk

i2c-data

PLL2

pd#

1

DCLK

48

1

VDDS

pci

7

VDD

48M_DOT

VDDP

PCI(1:7)

4

VDD

3v66

3

VDDP

Pci_f

1

SEL1/PCI_F

3V66(0:2)

SDRAM(0:3)

2

CPU(0,1)

INTERNATIONAL MICROCIRCUITS, INC. 525 LOS COCHES ST.,

MILPITAS, CA 95035, USA TEL: 408-263-6300, FAX 408-263-6571

http://www.imicorp.com

Rev 1.0

3/30/2000

Page 1 of 20