欢迎访问ic37.com |
会员登录 免费注册
发布采购

BCM89359KUBG 参数 Datasheet PDF下载

BCM89359KUBG图片预览
型号: BCM89359KUBG
PDF下载: 下载PDF文件 查看货源
内容描述: [Telecom Circuit, 1-Func, PBGA194, WLBGA-194]
分类和应用: 电信电信集成电路
文件页数/大小: 156 页 / 3627 K
品牌: CYPRESS [ CYPRESS ]
 浏览型号BCM89359KUBG的Datasheet PDF文件第22页浏览型号BCM89359KUBG的Datasheet PDF文件第23页浏览型号BCM89359KUBG的Datasheet PDF文件第24页浏览型号BCM89359KUBG的Datasheet PDF文件第25页浏览型号BCM89359KUBG的Datasheet PDF文件第27页浏览型号BCM89359KUBG的Datasheet PDF文件第28页浏览型号BCM89359KUBG的Datasheet PDF文件第29页浏览型号BCM89359KUBG的Datasheet PDF文件第30页  
BCM89359 Advance Data Sheet  
External Frequency Reference  
Table 3: Crystal Oscillator and External Clock—Requirements and Performance (Cont.)  
External Frequency  
Referenceb,c  
Crystala  
Parameter  
Conditions/Notes  
Min. Typ. Max. Min. Typ. Max. Units  
Input impedance  
(WRF_XTAL_IN)  
Resistive  
30  
100  
kΩ  
pF  
V
Capacitive  
7.5  
7.5  
0.2  
WRF_XTAL_IN  
Input low level  
DC-coupled digital signal  
0
WRF_XTAL_IN  
Input high level  
DC-coupled digital signal  
AC-coupled analog signal  
1.0  
1.26  
V
WRF_XTAL_IN  
input voltage  
400  
1200 mV  
p-p  
(see Figure 6)  
Duty cycle  
37.4 MHz clock  
40  
50  
60  
%
f
37.4 MHz clock at 10 kHz offset –  
37.4 MHz clock at 100 kHz offset –  
–129 dBc/Hz  
–136 dBc/Hz  
Phase Noise  
(IEEE 802.11b/g)  
f
37.4 MHz clock at 10 kHz offset –  
37.4 MHz clock at 100 kHz offset –  
–137 dBc/Hz  
–144 dBc/Hz  
Phase Noise  
(IEEE 802.11a)  
f
37.4 MHz clock at 10 kHz offset –  
37.4 MHz clock at 100 kHz offset –  
–134 dBc/Hz  
–141 dBc/Hz  
Phase Noise  
(IEEE 802.11n,  
2.4 GHz)  
f,g  
37.4 MHz clock at 10 kHz offset –  
37.4 MHz clock at 100 kHz offset –  
–142 dBc/Hz  
–149 dBc/Hz  
Phase Noise  
(IEEE 802.11n,  
5 GHz)  
f
37.4 MHz clock at 10 kHz offset –  
37.4 MHz clock at 100 kHz offset –  
–148 dBc/Hz  
–157 dBc/Hz  
Phase Noise  
(IEEE 802.11ac,  
5 GHz)  
a. (Crystal) Use WRF_XTAL_IN and WRF_XTAL_OUT.  
b. See “External Frequency Reference” on page 24 for alternate connection methods.  
c. For a clock reference other than 37.4 MHz, 20 × log10(f/ 37.4) dB should be added to the limits, where f = the  
reference clock frequency in MHz.  
d. The frequency step size is approximately 80 Hz resolution.  
e. It is the responsibility of the equipment designer to select oscillator components that comply with these  
specifications.  
f. Assumes that external clock has a flat phase noise response above 100 kHz.  
g. If the reference clock frequency is <35 MHz the phase noise requirements must be tightened by an additional  
2 dB.  
Broadcom®  
September 9, 2014 • 89359-DS100-R  
Page 25  
BROADCOM CONFIDENTIAL  
 复制成功!