BCM89359 Advance Data Sheet
SDIO Timing
SDIO High-Speed Mode Timing
SDIO high-speed mode timing is shown by the combination of Figure 34 and Table 50.
Figure 34: SDIO Bus Timing (High-Speed Mode)
fPP
tWL
tWH
50% VDD
SDIO_CLK
tTHL
tTLH
tIH
tISU
Input
Output
tODLY
tOH
Table 50: SDIO Bus Timinga Parameters (High-Speed Mode)
Parameter
Symbol
Minimum Typical
Maximum Unit
SDIO CLK (all values are referred to minimum VIH and maximum VILb)
Frequency – Data Transfer Mode
Frequency – Identification Mode
Clock low time
fPP
0
0
7
7
–
–
–
–
–
–
–
–
50
400
–
MHz
kHz
ns
fOD
tWL
tWH
tTLH
tTHL
Clock high time
–
ns
Clock rise time
3
ns
Clock low time
3
ns
Inputs: CMD, DAT (referenced to CLK)
Input setup Time
Input hold Time
tISU
tIH
6
2
–
–
–
–
ns
ns
Outputs: CMD, DAT (referenced to CLK)
Output delay time – Data Transfer Mode
Output hold time
tODLY
tOH
–
–
–
–
14
–
ns
ns
pF
2.5
–
Total system capacitance (each line)
CL
40
a. Timing is based on CL 40pF load on CMD and Data.
b. Min (Vih) = 0.7 × VDDIO and max (Vil) = 0.2 × VDDIO.
Broadcom®
September 9, 2014 • 89359-DS100-R
Page 132
BROADCOM CONFIDENTIAL
CYPRESS [ CYPRESS ]
