欢迎访问ic37.com |
会员登录 免费注册
发布采购

BCM43907KWBGT 参数 Datasheet PDF下载

BCM43907KWBGT图片预览
型号: BCM43907KWBGT
PDF下载: 下载PDF文件 查看货源
内容描述: [WICED™ IEEE 802.11 a/b/g/n SoC with an Embedded Applications Processor]
分类和应用:
文件页数/大小: 128 页 / 2500 K
品牌: CYPRESS [ CYPRESS ]
 浏览型号BCM43907KWBGT的Datasheet PDF文件第75页浏览型号BCM43907KWBGT的Datasheet PDF文件第76页浏览型号BCM43907KWBGT的Datasheet PDF文件第77页浏览型号BCM43907KWBGT的Datasheet PDF文件第78页浏览型号BCM43907KWBGT的Datasheet PDF文件第80页浏览型号BCM43907KWBGT的Datasheet PDF文件第81页浏览型号BCM43907KWBGT的Datasheet PDF文件第82页浏览型号BCM43907KWBGT的Datasheet PDF文件第83页  
BCM43907 Preliminary Data Sheet  
Power Supply Segments  
Power Supply Segments  
The digital I/O's are placed in physical segments. The supply voltage for each segment can be independently  
selected.  
Table 19 shows the power supply segments and the I/O pins associated with each segment.  
Table 19: Power Supply Segments  
Power Supply Segment  
Pins  
VDDIO  
CLK_REQ, GPIO_0, GPIO_1, GPIO_2, GPIO_3, GPIO_4, GPIO_5, GPIO_6,  
GPIO_7, GPIO_8, GPIO_9, GPIO_10, GPIO_11, GPIO_12, GPIO_13, GPIO_14,  
GPIO_15, GPIO_16, I2C0_CLK, I2C0_SDATA, I2C1_CLK, I2C1_SDATA,  
JTAG_SEL, PWM0, PWM1, PWM2, PWM3, PWM4, PWM5, SFL_CLK, SFL_CS,  
SFL_IO0, SFL_IO1, SFL_IO2, SFL_IO3, SPI0_CLK, SPI0_CS, SPI0_MISO,  
SPI0_SISO, SPI1_CLK, SPI1_CS, SPI1_MISO, SPI1_SISO, SRSTN,  
UART0_CTS, UART0_RTS, UART0_RXD, UART0_TXD, USB2_DSEL  
VDDIO_I2S  
VDDIO_RF  
I2S_LRCLK0, I2S_LRCLK1, I2S_MCLK0, I2S_MCLK1, I2S_SCLK0, I2S_SCLK1,  
I2S_SDATAI0, I2S_SDATAI1, I2S_SDATAO0, I2S_SDATAO1  
RF_SW_CTRL_0, RF_SW_CTRL_1, RF_SW_CTRL_2, RF_SW_CTRL_3,  
RF_SW_CTRL_4, RF_SW_CTRL_5, RF_SW_CTRL_6, RF_SW_CTRL_7,  
RF_SW_CTRL_8, RF_SW_CTRL_9  
VDDIO_RMII  
RMII_G_COL, RMII_G_CRS, RMII_G_RXC, RMII_G_RXD0, RMII_G_RXD1,  
RMII_G_RXD2, RMII_G_RXD3, RMII_G_RXDV, RMII_G_TXC, RMII_G_TXD0,  
RMII_G_TXD1, RMII_G_TXD2, RMII_G_TXD3, RMII_G_TXEN, RMII_MDC,  
RMII_MDIO  
Ethernet MAC Controller (MII/RMII) DC Characteristics  
Table 20: MII Recommended Operating Condition  
Parameter  
Symbol  
Minimum  
Maximum  
Units  
Supply voltage  
GMAC_VDDIO (MII/RMII)  
3.14  
3.47  
V
GPIO, UART, and JTAG Interfaces DC Characteristics  
Table 21: GPIO, UART, and JTAG Interfaces  
Parameter  
Symbol  
Minimum  
Maximum  
Units  
Conditions  
Logic input high voltage  
Logic input low voltage  
Logic output high voltage  
Logic output low voltage  
V
V
V
V
2.0  
–0.5  
2.4  
VDDIO + 0.5  
V
V
V
V
IH  
0.8  
IL  
OH  
OL  
0.4  
Broadcom®  
March 12, 2016 • 43907-DS104-R  
Page 78  
BROADCOM CONFIDENTIAL  
 复制成功!