欢迎访问ic37.com |
会员登录 免费注册
发布采购

BCM4354XKUBGT 参数 Datasheet PDF下载

BCM4354XKUBGT图片预览
型号: BCM4354XKUBGT
PDF下载: 下载PDF文件 查看货源
内容描述: [Single-Chip 5G Wi-Fi IEEE 802.11ac 2×2 MAC/ Baseband/Radio with Integrated Bluetooth 4.1 and FM Receiver]
分类和应用:
文件页数/大小: 192 页 / 4575 K
品牌: CYPRESS [ CYPRESS ]
 浏览型号BCM4354XKUBGT的Datasheet PDF文件第102页浏览型号BCM4354XKUBGT的Datasheet PDF文件第103页浏览型号BCM4354XKUBGT的Datasheet PDF文件第104页浏览型号BCM4354XKUBGT的Datasheet PDF文件第105页浏览型号BCM4354XKUBGT的Datasheet PDF文件第107页浏览型号BCM4354XKUBGT的Datasheet PDF文件第108页浏览型号BCM4354XKUBGT的Datasheet PDF文件第109页浏览型号BCM4354XKUBGT的Datasheet PDF文件第110页  
BCM4354 Data Sheet  
Signal Descriptions  
Table 21: WLCSP Signal Descriptions (Cont.)  
Type Description  
Bump# Signal Name  
WLAN SDIO Bus Interface  
These signals can support alternate functionality depending on package and host interface mode. See  
Table 26: “GPIO Alternative Signal Functions,” on page 120  
78  
81  
82  
77  
80  
79  
SDIO_CLK  
I
SDIO clock input  
SDIO_CMD  
I/O SDIO command line  
I/O SDIO data line 0  
I/O SDIO data line 1  
I/O SDIO data line 2  
I/O SDIO data line 3  
SDIO_DATA_0  
SDIO_DATA_1  
SDIO_DATA_2  
SDIO_DATA_3  
WLAN HSIC Interface  
100  
101  
99  
HSIC_STROBE  
I/O HSIC Strobe  
I/O HSIC Data  
HSIC_DATA  
RREFHSIC  
I
HSIC reference resistor input. If HSIC is used,  
connect this pin to ground via a 51-ohm 5% resistor.  
On SDIO designs this pin should not be connected.  
WLAN GPIO Interface  
The GPIO signals can be multiplexed via software and the JTAG_SEL pin to support other functions. See  
Table 23: “WLAN GPIO Functions and Strapping Options,” on page 119 and Table 26: “GPIO Alternative Signal  
Functions,” on page 120 for additional details.  
218  
219  
220  
221  
229  
237  
236  
189  
196  
205  
185  
192  
199  
182  
188  
195  
GPIO_0  
GPIO_1  
GPIO_2  
GPIO_3  
GPIO_4  
GPIO_5  
GPIO_6  
GPIO_7  
GPIO_8  
GPIO_9  
GPIO_10  
GPIO_11  
GPIO_12  
GPIO_13  
GPIO_14  
GPIO_15  
I/O Programmable GPIO pins  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
JTAG Interface  
239  
JTAG_SEL  
I/O JTAG select: pull high to select the JTAG interface. If  
the JTAG interface is not used this pin may be left  
floating or connected to ground.  
Note: See Table 26: “GPIO Alternative Signal  
Functions,” on page 120 for the JTAG signal pins.  
Broadcom®  
October 15, 2014 • 4354-DS109-R  
Page 105  
BROADCOM CONFIDENTIAL  
 复制成功!